



LC86P4448

8-bit Single Chip Microcontroller

Preliminary

Overview


The LC86P4448 is a CMOS 8-bit single chip microcontroller with one-time PROM for the LC864400 series.

This microcontroller has the same function and the pin description as the LC864400 series mask ROM version, and the 48K-byte PROM. It is suitable for developing programs.

Package Dimensions

unit : mm

3071-DIP64S



Features

- (1) Option switching by PROM data
The option function of the LC864400 series can be specified by the PROM data.
The functions of the trial pieces can be evaluated using the mass production board.
- (2) Internal PROM capacity : 49152 bytes.
- (3) Internal RAM capacity : 384 bytes.

Mask ROM version	PROM capacity	RAM capacity
LC864448	49152 bytes	384 bytes
LC864444	45056 bytes	384 bytes
LC864440	40960 bytes	384 bytes
LC864436	36864 bytes	384 bytes
LC864432	32768 bytes	384 bytes
LC864428	28672 bytes	384 bytes
LC864424	24576 bytes	384 bytes
LC864420	20480 bytes	384 bytes

- (4) Operating supply voltage : 4.5 V to 5.5 V
(5) Instruction cycle time : 0.99 μ s to 366 μ s
(6) Operating temperature : -30°C to +70°C
(7) The pin and package compatible with the LC864400 series mask ROM devices
(8) Applicable mask ROM version : LC864448/LC864444/LC864440/LC864436/LC864432
LC864428/LC864424/LC864420
(9) Factory shipment : DIP64S

SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Usage Notes

The LC86P4448 is provided for the first release and small shipping of the LC864400 series.
At using, take notice of the followings.

(1) Differences between the LC86P4448 and the LC864400 series

Item	LC86P4448	LC864448/44/40/36/32/28/24/20
Operation after reset releasing	The option is specified by degrees until 3 ms after going to a 'H' level to the reset terminal. The program is executed from 00H of the program counter.	The program is executed from 00H of the program counter immediately after going to a 'H' level to the reset terminal.
Operating supply voltage range (V _{DD})	4.5 V to 5.5 V	2.7 V to 5.5 V
Power dissipation	Refer to 'electrical characteristics' on the semiconductor news	


The LC86P4448 uses 256 bytes addressed on FF00H to FFFFH in the program memory as the option configuration data area. All options of the LC864400 series can be specified.

(2) Option

The option data is written with the option specifying program "SU86K.EXE". The option data is linked to the program area by the linkage loader "L86K.EXE".

(3) ROM space

The LC86P4448 and LC864400 series use 256 bytes addressed on FF00H to FFFFH in the program memory as the option specified data area. The program memory capacity of this series is, at most, 49152 bytes addressed on 0000H to BFFFH.



How to Use

(1) Create a programming data for LC86P4448

Programming data for EPROM of the LC86P4448 is required.

Debugged evaluation file (EVA file) must be converted to an INTEL-HEX formatted file (HEX file) with the file converter program EVA2HEX.EXE. The HEX file is used as the programming data for the LC86P4448.

(2) How to program for the PROM

The LC86P4448 can be programmed by the EPROM programmer with attachment W86EP4448D.

- Recommended EPROM programmer

Manufacturer	EPROM programmer
Advantest	R4945, R4944, R4943
Andou	AF-9704
AVAL	PKW-1100, PKW-3000
Minato electronics	MODEL1890A

- "27010 (Vpp = 12.5 V) Intel high speed programming" mode should be adopted. The address must be set to 13FFFH" and the jumper (DASEC) must be set to 'OFF' at programming.

(3) How to use the data security function


"Data security" is the function to disable the EPROM data from being read out.

The following is the process in order to execute data security function.

- Set the jumper of attachment 'ON'.
- Program again. The EPROM programmer will display an error. The error means that the data security functions normally. It is not trouble of the EPROM programmer or the LSI.

Notes

- Data security is not executed when the data of all addresses have 'FF' at procedure 2 above.
- Data security cannot be executed by programming the sequential operation "BLANK=>PROGRAM=>VERIFY" at procedure 2 above.
- Set the jumper to 'OFF' after executing the data security.




Pin Assignment

P10/SO0	1	64	P07
P11/SIO/SB0	2	63	P06
P12/SCK0	3	62	P05
P13	4	61	P04
P14	5	60	P03
P15	6	59	P02
P16	7	58	P01
P17/PWM	8	57	P00
XT1	9	56	P25
XT2	10	55	P24
DVSS	11	54	P23
CF1	12	53	P22
CF2	13	52	P21
DVDD	14	51	P20
P90/AN0	15	50	P73/INT3/T0IN
P91/AN1	16	49	P72/INT2/T0IN
P92/AN2	17	48	P71/INT1
P93/AN3	18	47	P70/INT0
P94/AN4	19	46	PWM9
P95/AN5	20	45	PWM8
P96/AN6	21	44	PWM7
P97/AN7	22	43	PWM6
RES	23	42	PWM5
LC1	24	41	PWM4
LC2	25	40	PWM3
FILT	26	39	PWM2
AVDD	27	38	PWM1
AVSS	28	37	PWM0
CVIN	29	36	BL
VS	30	35	B
HS	31	34	G
I	32	33	R

Top view

System Block Diagram



Pin Description

- Port option can be specified by bit units.
- At port 0, 'Pull-up resistor provided' when specifying CMOS output.
'Pull-up resistor not provided' when specifying N-ch open drain output.
- At port 1 and 2, 'Programmable pull-up resistor provided' when specifying either CMOS or N-ch open drain output.

Pin Description Table

Pin name	Pin No.	I/O	Function description	Option	PROM mode								
DVSS	11	—	Negative power supply for digital circuit										
XT1	9	I	Input pin for the crystal oscillation										
XT2	10	O	Output pin for the crystal oscillation										
CF1	12	I	Input terminal for ceramic resonator										
CF2	13	O	Output terminal for ceramic resonator										
DV _{DD}	14	—	Positive power supply for digital circuit										
RES	23	I	Reset terminal										
LC1	24	I	LC oscillation circuit input terminal										
LC2	25	O	LC oscillation circuit output terminal										
FILT	26	O	Filter terminal for PLL										
AVDD	27	—	Positive power supply for analog circuit										
AVSS	28	—	Negative power supply for analog circuit										
CVIN	29	I	Video signal input terminal										
VS	30	I	Vertical synchronization signal input terminal										
HS	31	I	Horizontal synchronization signal input terminal										
I	32	O	Image intensity output										
R	33	O	Red (R) output terminal of RGB image output		A4 (*1)								
G	34	O	Green (G) output terminal of RGB image output		A5 (*1)								
B	35	O	Blue (B) output terminal of RGB image output		A6 (*1)								
BL	36	O	Fast blanking control signal Switch TV image signal and caption/ OSD image signal		A7 (*1)								
PWM0 to PWM9	37 to 46	O	PWM0 to 9 output terminal 15 V withstand		PWM 0 to 8 : A8 to A16 (*1) PWM 9 : "L" fixed								
Port 0 P00 to P07	57 to 64	I/O	8-bit Input/output port Input/output can be specified in nibble units HOLD release input Interrupt input	Pull-up resistor Provided/not provided (in bit units) Output Format CMOS/Nch-OD (in bit units)									
Port 1 P10 to P17	1 to 8	I/O	8-bit Input/output port Input/output can be specified in bit units. Other function <table><tr><td>P10</td><td>SIO0 data output</td></tr><tr><td>P11</td><td>SIO0 data input /bus input/output</td></tr><tr><td>P12</td><td>SIO0 clock input/output</td></tr><tr><td>P17</td><td>Timer 1 (PWM) output</td></tr></table>	P10	SIO0 data output	P11	SIO0 data input /bus input/output	P12	SIO0 clock input/output	P17	Timer 1 (PWM) output	Output Format CMOS/Nch-OD (in bit units)	D0 to D7 (*2)
P10	SIO0 data output												
P11	SIO0 data input /bus input/output												
P12	SIO0 clock input/output												
P17	Timer 1 (PWM) output												
Port 2 P20 to P25	51 to 56	I/O	6-bit Input/output port Input/output can be specified in bit units.	Output Format CMOS/Nch-OD (in bit units)									

LC86P4448

Pin name	Pin No.	I/O	Function description				Option		PROM mode																																										
Port 7 P70 P71 to P73	47 48 to 50	I/O I	4-bit input port Other function <table><tr><td>P70</td><td>NT0 input/HOLD release input/Nch-transistor output for watchdog timer</td></tr><tr><td>P71</td><td>INT1 input/HOLD release input</td></tr><tr><td>P72</td><td>INT2 input/timer 0 event input</td></tr><tr><td>P73</td><td>INT3 input (noise rejection filter attached input/timer 0 event input)</td></tr></table> Interrupt receiver format vector address <table><tr><td></td><td>Rise</td><td>Fall</td><td>Rise/Fall</td><td>H level</td><td>L level</td><td>Vector</td></tr><tr><td>INT0</td><td>enable</td><td>enable</td><td>disable</td><td>enable</td><td>enable</td><td>03H</td></tr><tr><td>INT1</td><td>enable</td><td>enable</td><td>disable</td><td>enable</td><td>enable</td><td>0BH</td></tr><tr><td>INT2</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td><td>13H</td></tr><tr><td>INT3</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td><td>1BH</td></tr></table>				P70	NT0 input/HOLD release input/Nch-transistor output for watchdog timer	P71	INT1 input/HOLD release input	P72	INT2 input/timer 0 event input	P73	INT3 input (noise rejection filter attached input/timer 0 event input)		Rise	Fall	Rise/Fall	H level	L level	Vector	INT0	enable	enable	disable	enable	enable	03H	INT1	enable	enable	disable	enable	enable	0BH	INT2	enable	enable	enable	disable	disable	13H	INT3	enable	enable	enable	disable	disable	1BH	Pull-up resistor provided/ not provided (in bit units)	P70 : VPP (*3) P71 : DASEC (*4) P72 : OE (*5) P73 : CE (*6)
P70	NT0 input/HOLD release input/Nch-transistor output for watchdog timer																																																		
P71	INT1 input/HOLD release input																																																		
P72	INT2 input/timer 0 event input																																																		
P73	INT3 input (noise rejection filter attached input/timer 0 event input)																																																		
	Rise	Fall	Rise/Fall	H level	L level	Vector																																													
INT0	enable	enable	disable	enable	enable	03H																																													
INT1	enable	enable	disable	enable	enable	0BH																																													
INT2	enable	enable	enable	disable	disable	13H																																													
INT3	enable	enable	enable	disable	disable	1BH																																													
Port 9 P90 to P97	15 to 22	I	8-bit input port Other function AD converter input port (8 lines)						P90 to P93 : A0 to A3 (*1)																																										

*1 An → Address input

*2 Data I/O

*3 Power for programming

*4 Memory select input/output for data security


*5 Output Enable input

*6 Chip Enable input

• Port state during reset

Terminal	I/O	Pull-up resistor status at selecting pull-up option
Port 0	Input	Pull-up resistor OFF, ON after reset release
Port 1, 2	Input	Programmable pull-up resistor OFF
Port 7	Input	Fixed pull-up resistor provided

* AVDD and AVSS are the power supply terminals for the analog operation block. DVDD and DVSS are the power supply terminals for the digital operation block. Connect them like the following figure to reduce the mutual noise influence.



Specifications

1. Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter		Symbol	Pins	Conditions	V _{DD} [V]	Ratings			Unit
						min	typ	max	
Supply voltage		V _{DDmax}	DVDD, AVDD	DVDD = AVDD		-0.3		+7.0	V
Input voltage		V _I (1)	• P71, 72, 73 • Port 9 • RES, HS, VS, CVIN			-0.3		V _{DD} +0.3	
Output voltage		V _O (1)	R, G, B, BL, I, FILT			-0.3		V _{DD} +0.3	
		V _O (2)	PWM0 to PWM9			-0.3		+15	
Input/output voltage		V _{IO} (1)	Ports 0, 1, 2, P70			-0.3		V _{DD} +0.3	
High-level output current	Peak output current	I _{OPH} (1)	Ports 0, 1, 2	• Pull-up MOS transistor output • At each pin		-2			mA
		I _{OPH} (2)	Ports 0, 1, 2	• CMOS output • At each pin		-4			
		I _{OPH} (3)	R, G, B, BL, I	• CMOS output • At each pin		-5			
	Total output current	ΣI _{OA} H(1)	Port 1	The total of all pins		-10			
		ΣI _{OA} H(2)	Ports 0, 2	The total of all pins		-10			
		ΣI _{OA} H(3)	R, G, B, BL, I	The total of all pins		-15			
Low-level output current	Peak output current	I _{OPL} (1)	Ports 0, 1, 2	At each pin				20	
		I _{OPL} (2)	P70	At each pin				30	
		I _{OPL} (3)	• R, G, B, BL, I • PWM0 to PWM9	At each pin				5	
	Total output current	ΣI _{OAL} (1)	Port 0, 2	The total of all pins				40	
		ΣI _{OAL} (2)	Port 1, P70	The total of all pins				40	
		ΣI _{OAL} (3)	R, G, B, BL, I	The total of all pins				15	
		ΣI _{OAL} (4)	PWM0 to PWM9	The total of all pins				30	
Maximum power dissipation		P _{d max}	DIP64S	T _a = -30 to +70°C				720	mW
Operating temperature range		T _{opr}				-30		+70	°C
Storage temperature range		T _{stg}				-55		+125	

* DVSS and AVSS must be supplied the same voltage, V_{SS}.
DVDD and AVDD must be supplied the same voltage, V_{DD}.

V_{SS} = DVSS = AVSS
V_{DD} = DVDD = AVDD

2. Recommended Operating Range at Ta = -30°C to +70°C, V_{SS} = 0 V

Parameter	Symbol	Pins	Conditions	Ratings			Unit
				V _{DD} [V]	min	typ	max
Operating supply voltage range	V _{DD} (1)	DVDD, AVDD	0.97 μs ≤ t _{CYC} ≤ 1.02 μs		4.5		5.5
	V _{DD} (2)		0.97 μs ≤ t _{CYC} ≤ 400 μs		4.5		5.5
Hold voltage	V _{HD}	DVDD, AVDD	RAMs and the registers hold data at HOLD mode.		2.0		5.5
Input high-level voltage	V _{IH} (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	0.6 V _{DD}		V _{DD}
	V _{IH} (2)	• Ports 1, 2 (Schmitt) • P72, 73 • HS, VS	Output disable	4.5 to 5.5	0.75 V _{DD}		V _{DD}
	V _{IH} (3)	• P70 port input / interrupt • P71 • RES (Schmitt)	Output N-channel transistor OFF	4.5 to 5.5	0.75 V _{DD}		V _{DD}
	V _{IH} (4)	P70 Watchdog timer input	Output N-channel transistor OFF	4.5 to 5.5	V _{DD} - 0.5		V _{DD}
	V _{IH} (5)	Port 9 port input		4.5 to 5.5	0.7 V _{DD}		V _{DD}
Input low-level voltage	V _{IL} (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	V _{SS}		0.2 V _{DD}
	V _{IL} (2)	• Ports 1, 2 (Schmitt) • P72, 73 • HS, VS • Port 9	Output disable	4.5 to 5.5	V _{SS}		0.25 V _{DD}
	V _{IL} (3)	• P70 port input / interrupt • P71 • RES (Schmitt)	N-channel transistor OFF	4.5 to 5.5	V _{SS}		0.25 V _{DD}
	V _{IL} (4)	P70 Watchdog timer input	N-channel transistor OFF	4.5 to 5.5	V _{SS}		0.6 V _{DD}
	V _{IL} (5)	Port 9 port input		4.5 to 5.5	V _{SS}		0.3 V _{DD}
CVIN input amplitude	V _{CVIN}	CVIN		5.0	1Vp-p-3dB	1Vp-p	1Vp-p+3dB
Operation cycle time	t _{CYC} (1)		OSD function	4.5 to 5.5	0.97	1	1.02
	t _{CYC} (2)		Except OSD function	4.5 to 5.5	0.97		400

* V_{p-p} : Peak-to-peak voltage

LC86P4448

Parameter	Symbol	Pins	Conditions	Ratings				Unit
				V _{DD} [V]	min	typ	max	
Oscillation frequency range (Note 1)	FmCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.76	12	12.24	MHz
	FmCF(2)		12.08 MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.84	12.08	12.32	
	FmLC	LC1, LC2	14.11 MHz (LC oscillation) Refer to Figure 2.	4.5 to 5.5		14.11		
	FmRC		RC oscillation	4.5 to 5.5	0.4	0.8	3.0	
	FsXtal	XT1, XT2	32.768 kHz (crystal resonator oscillation) Refer to Figure 3.	4.5 to 5.5		32.768		kHz
Oscillation stable time period (Note 2)	tmsCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 4.	4.5 to 5.5		0.02	0.2	ms
	tmsCF(2)		12 MHz (ceramic resonator oscillation) Refer to Figure 4.	4.5 to 5.5		0.02	0.2	
	tssXtal	XT1, XT2	32.768 kHz (crystal resonator oscillation) Refer to Figure 4.	4.5 to 5.5		1.0	5.0	s

(Note 1) Refer to tables 1, 2 and 3 for oscillation constant.

(Note 2) The oscillation stable time period refers to the time it takes to oscillate stably after the following conditions.

1. Applying the first supply voltage.
2. Release of the HOLD mode.
3. Release of the stopping of the main-clock oscillation. (Refer to Figure 4)

3. Electrical Characteristics at $T_a = -30^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Pins	Conditions	V_{DD} [V]	Ratings			Unit
					min	typ	max	
Input high-level current	$I_{IH}(1)$	<ul style="list-style-type: none"> Ports 1, 2 Port 0 without pull-up MOS transistor 	<ul style="list-style-type: none"> Output disable Pull-up MOS transistor OFF $V_{IN} = V_{DD}$ (including the off-leak current of the output transistor) 	4.5 to 5.5			1	μA
	$I_{IH}(2)$	<ul style="list-style-type: none"> Port 7 without pull-up MOS transistor Port 9 $\overline{\text{RES}}$ $\overline{\text{HS}}$, $\overline{\text{VS}}$ 	$V_{IN} = V_{DD}$	4.5 to 5.5			1	
Input low-level current	$I_{IL}(1)$	<ul style="list-style-type: none"> Ports 1, 2 Port 0 without pull-up MOS transistor 	<ul style="list-style-type: none"> Output disable Pull-up MOS transistor OFF $V_{IN} = V_{SS}$ (including the off-leak current of the output transistor) 	4.5 to 5.5	-1			
	$I_{IL}(2)$	<ul style="list-style-type: none"> Port 7 without pull-up MOS transistor Port 9 	$V_{IN} = V_{SS}$	4.5 to 5.5	-1			
	$I_{IL}(3)$	<ul style="list-style-type: none"> $\overline{\text{RES}}$ $\overline{\text{HS}}$, $\overline{\text{VS}}$ 	$V_{IN} = V_{SS}$	4.5 to 5.5	-1			
Output high-level voltage	$V_{OH}(1)$	CMOS output of ports 0, 1, 2	$I_{OH} = -1.0\text{ mA}$	4.5 to 5.5	$V_{DD}-1$			V
	$V_{OH}(2)$	R, G, B, BL, I	$I_{OH} = -0.1\text{ mA}$	4.5 to 5.5	$V_{DD}-0.5$			
Output low-level voltage	$V_{OL}(1)$	Ports 0, 1, 2	$I_{OL} = 10\text{ mA}$	4.5 to 5.5			1.5	
	$V_{OL}(2)$	Ports 0, 1, 2	<ul style="list-style-type: none"> $I_{OL} = 1.6\text{ mA}$ The total current of the ports 0, 1 is 40 mA or less. 	4.5 to 5.5			0.4	
	$V_{OL}(3)$	<ul style="list-style-type: none"> R, G, B, BL, I PWM0 to PWM9 	<ul style="list-style-type: none"> $I_{OL} = 3.0\text{ mA}$ The current of any unmeasured pin is 3 mA or less. 	4.5 to 5.5			0.4	
	$V_{OL}(4)$	P70	$I_{OL} = 1\text{ mA}$	4.5 to 5.5			0.4	
Pull-up MOS transistor resistance	R_{pu}	<ul style="list-style-type: none"> Ports 0, 1, 2 Port 7 	$V_{OH} = 0.9V_{DD}$	4.5 to 5.5	13	38	80	$\text{k}\Omega$
Output off-leakage current	I_{OFF}	PWM0 to PWM9	$V_{OUT} = 13.5\text{ V}$	4.5 to 5.5			5	μA
Hysteresis voltage	V_{HIS}	<ul style="list-style-type: none"> Ports 0, 1, 2 Port 7 $\overline{\text{RES}}$ $\overline{\text{HS}}$, $\overline{\text{VS}}$ 	Output disable	4.5 to 5.5		$0.1V_{DD}$		V

LC86P4448

Parameter	Symbol	Pins	Conditions	Ratings			Unit	
				V _{DD} [V]	min	typ		max
Input clamp voltage	V _{CLMP}	CV _{IN}		5.0	2.3	2.5	2.7	V
Pin capacitance	CP	All pins	<ul style="list-style-type: none">• f = 1 MHz• Unmeasured terminals for the input are set to V_{SS} level.• Ta = 25°C	4.5 to 5.5		10		pF

4. Serial Input/Output Characteristics at Ta = -30°C to +70°C, V_{SS} = 0 V

Parameter			Symbol	Pins	Conditions	V _{DD} [V]	Ratings			Unit
							min	typ	max	
Serial clock	Input clock	Cycle	tCKCY(1)	• SCK0 • SCLK0	Refer to Figure 6.	4.5 to 5.5	2			tCYC
		Low-level pulse width	tCKL(1)				1			
		High-level pulse width	tCKH(1)				1			
	Output clock	Cycle	tCKCY(2)	• SCK0 • SCLK0	• Use a pull-up resistor (1 kΩ) when open drain output • Refer to Figure 6.	4.5 to 5.5	2			
		Low-level pulse width	tCKL(2)					1/2tCKCY		
		High-level pulse width	tCKH(2)					1/2tCKCY		
Serial input	Data set-up time	tICK	• SI0	• Data set-up to SCK0 rising • Data hold from SCK0 rising • Refer to Figure 6.	4.5 to 5.5	0.1			μs	
	Data hold time	tCKI				0.1				
Serial output	Output delay time (External serial clock)	tCKO(1)	• SO0	• Use a pull-up resistor (1 kΩ) when open drain output. • Data set-up to SCK0 falling • Data hold from SCK0 falling • Refer to Figure 6.	4.5 to 5.5			7/12tCYC +0.2		
	Output delay time (Internal serial clock)	tCKO(2)			4.5 to 5.5			1/3tCYC +0.2		

5. Pulse Input Conditions at $T_a = -30^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Pins	Conditions	Ratings			Unit
				V_{DD} [V]	min	typ	max
High/low level pulse width	tPIH(1) tPIL(1)	•INT0, INT1 •INT2/T0IN	•Interrupt acceptable •Timer0-countable	4.5 to 5.5	1		tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (The noise rejection clock is set to 1/1)	•Interrupt acceptable •Timer0-countable	4.5 to 5.5	2		
	tPIH(3) tPIL(3)	INT3/T0IN (The noise rejection clock is set to 1/16)	•Interrupt acceptable •Timer0-countable	4.5 to 5.5	32		
	tPIL(4)	$\overline{\text{RES}}$	Reset acceptable	4.5 to 5.5	200		μs
	tPIH(5) tPIL(5)	$\overline{\text{HS}}$, $\overline{\text{VS}}$	Display position controllable Each active edge of HS, VS must be more than 1tCYC. Refer to Figure 8.	4.5 to 5.5	10		tCYC
Rising/falling time	tTHL tTLH	$\overline{\text{HS}}$	Refer to Figure 8.	4.5 to 5.5			500 ns
Horizontal pull-in range	FH	$\overline{\text{HS}}$	The monitor point in Figure 11 is 1/2 V_{DD} .	4.5 to 5.5	15.23	15.73	16.23 kHz

6. A/D Converter Characteristics at $T_a = -30^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Pins	Conditions	Ratings			Unit
				V_{DD} [V]	min	typ	max
Resolution				4.5 to 5.5		5	bit
Absolute precision			(Note 3)	4.5 to 5.5		$\pm 1/4$	$\pm 3/4$ LSB
Conversion time	tCAD	From Vref selection to when the result is produced	1 bit conversion time = 2tCYC	4.5 to 5.5		2	μs
Reference current	I_{REF}		(Regulate the ladder resistor)	4.5 to 5.5		1.0	2.0 mA
Analog input voltage range	V_{AIN}	AN0 to AN7		4.5 to 5.5	V_{SS}		V_{DD} V
Analog port input current	I_{AINH}		$V_{AIN} = V_{DD}$	4.5 to 5.5			1 μA
	I_{AINL}		$V_{AIN} = V_{SS}$	4.5 to 5.5	-1		

(Note 3) Absolute precision excepts quantizing error ($\pm 1/2$ LSB).

7. Current Drain Characteristics at Ta = -30°C to +70°C , V_{SS} = 0 V

Parameter	Symbol	Pins	Conditions	V _{DD} [V]	Ratings			Unit
					min	typ	max	
Current drain during basic operation (Note 4)	I _{DDOP} (1)	DVDD, AVDD	<ul style="list-style-type: none"> FmCF = 12 MHz or FmCF = 12.08 MHz when ceramic resonator oscillation FsXtal = 32.768 kHz when crystal oscillation FmLC = 14.11 MHz LC oscillation System clock : CF oscillation Internal RC oscillation stops 	4.5 to 5.5		25	38	mA
	I _{DDOP} (2)		<ul style="list-style-type: none"> FmCF = 0 Hz (when oscillation stops) FmLC = 0 Hz (when oscillation stops) FsXtal = 32.768 kHz when crystal oscillation System clock : LC oscillation Internal RC oscillation stops 	4.5 to 5.5		8	16	
Current drain in HALT mode (Note 4)	I _{DDHALT} (1)	DVDD, AVDD	<ul style="list-style-type: none"> HALT mode FmCF = 12 MHz or FmCF = 12.08 MHz when ceramic resonator oscillation FmLC = 0 Hz (when oscillation stops) FsXtal = 32.768 kHz when crystal oscillation System clock : CF oscillation Internal RC oscillation stops. 	4.5 to 5.5		5	10	mA
	I _{DDHALT} (2)	DVDD, AVDD	<ul style="list-style-type: none"> HALT mode FmCF = 0 Hz (when oscillation stops) FmLC = 0 Hz (when oscillation stops) FsXtal = 32.768 kHz when crystal oscillation System clock : Internal RC 	4.5 to 5.5		400	1600	μA
	I _{DDHALT} (3)	DVDD, AVDD	<ul style="list-style-type: none"> FmCF = 0 Hz (when oscillation stops) FmLC = 0 Hz (when oscillation stops) FsXtal = 32.768 kHz when crystal oscillation System clock : LC oscillation Internal RC oscillation stops 	4.5 to 5.5		25	100	
Current drain in HOLD mode (Note 4)	I _{DDHOLD}	DVDD, AVDD	<ul style="list-style-type: none"> HOLD mode All oscillation stops. 	4.5 to 5.5		0.05	30	μA

(Note 4) The currents of the output transistors and the pull-up MOS transistors are ignored.

Oscillation types	Manufacturer	Oscillator	C1	C2
12 MHz ceramic resonator oscillation	Murata	CSA12.0MTZ	33 pF	33 pF
		CST12.0MTW	on chip	
	Kyocera	KBR-12.0M	33 pF	33 pF
12 MHz ceramic resonator oscillation	Murata	CSA12.0MTZ021	33 pF	33 pF
		CST12.0MTW021	on chip	
	Kyocera	KBR-12.08M	33 pF	33 pF

* Both C1 and C2 must use K rank ($\pm 10\%$) and SL characteristics.

Table 1. Ceramic Resonator Oscillation Guaranteed Constant (main-clock)

Oscillation types	L	C3	C4
14.11 MHz LC oscillation	4.7 μ H	33 pF	45 pF (Trimmer)
	4.7 μ H $\pm 10\%$ (Variable)	33 pF	33 pF

* See Figures 11 and 12.

Table 2. LC oscillation Guaranteed Constant (OSD clock)


Oscillation types	Manufacturer	Oscillator	C5	C6	Rd
32.768 MHz crystal oscillation	Seiko Epson	C-002RX	10 pF	10 pF	0 k Ω

* Both C5 and C6 must use a J rank ($\pm 5\%$) and CH characteristics.

For applications which do not require accurate oscillation, use K rank ($\pm 10\%$) with SL characteristics.


Table 3. Crystal Oscillation Guaranteed Constant (sub-clock)

- (Notes)
- Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length.
 - If you use other oscillators herein, we provide no guarantee for the characteristics.
 - Adjust the voltage of monitor point in Figure 11 to $1/2V_{DD} \pm 10\%$ by the LC oscillation constant 'L' or 'C' to lock the PLL circuit.




main clock

Figure 1 Ceramic Resonator Oscillation



OSD clock

Figure 2 LC Resonator Oscillation



main clock

Figure 3 Crystal Resonator Oscillation





Figure 4 Oscillation Stable Time



(Note) Set the values of C_{RES} , R_{RES} so that the reset time is 200 μs or longer.

Figure 5 Reset Circuit




Figure 6 Serial Input/output Test Condition




Figure 7 Pulse Input Timing Condition - 1




Figure 8 Pulse Input Timing Condition - 2




Figure 9 Recommended Interface Circuit




Figure 10 CVIN Recommended Circuit




Figure 11 FILT Recommended Circuit

(Note) • Place the parts connected FILT terminal as close to the FILT as possible with the shortest pattern length on the board.




Figure 12 FILT-LC Oscillation Frequency(1)





Figure 13 FILT-LC Oscillation Frequency(2)

Requirements Prior to Mounting


Notes on Handling

- The construction of one-time microcontrollers in which the PROM is not programmed precludes Sanyo from fully testing them before they are shipped. The screening procedure described below is recommended in order to attain higher reliability after programming the PROM.
- The nature of one-time microcontrollers in which the PROM is not programmed precludes us from fully testing them by writing all of the bits. Therefore, it is not possible for us to guarantee a write yield of 100%.
- Storage in moisture-proof packaging (unopened)
While they are still in the moisture-proof packaging, these devices should be stored at a temperature of 30°C and a humidity of no more than 70%.
- After opening the moisture-proof packaging
These devices should be mounted and soldered as soon as possible after the moisture-proof packaging is opened. Once the moisture-proof packaging is opened, the devices should be stored at a temperature of 30°C and a humidity of no more than 70% for no more than 96 hours.

- a. In the case of models that are programmed by the user (models that are shipped with the PROM not programmed)



- b. Requirements prior to mounting for models that are programmed by Sanyo (models that are shipped with the PROM already programmed)



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1998. Specifications and information herein are subject to change without notice.