

8-bit Single Chip Microcontroller

Preliminary

Overview


The LC86P4448 is a CMOS 8-bit single chip microcontroller with one-time PROM for the LC864400 series.

This microcontroller has the same function and the pin description as the LC864400 series mask ROM version, and the 48K-byte PROM. It is suitable for developing programs.

Package Dimensions

unit: mm

3071-DIP64S



Features

(1) Option switching by PROM data

The option function of the LC864460 series can be specified by the PROM data. The functions of the trial pieces can be evaluated using the mass production board.

(2) Internal PROM capacity . 49152 bytes

(3) Internal RAM capacity : 384 bytes

Mask ROM version	PROM capacity	RAM capacity
LC864448	49152 bytes	384 bytes
LC864444	45056 bytes	384 bytes
LC864440	40960 bytes	384 bytes
LC864436	36864 bytes	384 bytes
LC864432	32768 bytes	384 bytes
LC864428	/ 28672 bytes	384 bytes
/ /LC864424	24576 bytes	384 bytes
LC864420	20480 bytes	384 bytes

(4) Operating supply voltage
(5) Instruction cycle time
(6) Operating temperature
(7) 4.5 V to 5.5 V
(8) 0.99 μs to 366 μs
(9) 0.99 μs to 366 μs
(10) 0.99 μs to 366 μs
(20) 0.99 μs to 366 μs
(30) 0.99 μs to 366 μs

(7) The pin and package compatible with the LC864400 series mask ROM devices

(8) Applicable mask ROM version : LC864448/LC864444/LC864440/LC864436/LC864432

LC864428/LC864424/LC864420

(9) Factory shipment : DIP64S

Usage Notes

The LC86P4448 is proveded for the first release and small shipping of the LC864400 series. At using, take notice of the followings.

(1) Differences between the LC86P4448 and the LC864400 series

Item	LC86P4448	LC864448/44/40/36/32/28/24/20
Operation after reset releasing	The option is specified by degrees until 3 ms after going to a 'H' level to the reset terminal. The program is executed from 00H of the program counter.	The program is executed from 00H of the program counter immediately after going to a H' level to the reset terminal.
Operating supply voltage range (V _{DD})	4.5 V to 5.5 V	2.7 V to 5.5 V
Power dissipation	Refer to 'electrical characteristics' on the semico	onductor news


The LC86P4448 uses 256 bytes addressed on FF00H to FFFFH in the program memory as the option configuration data area. All options of the LC864400 series can be specified.

(2) Option

The option data is written with the option specifying program, "SU86K.EXE". The option data is linked to the program area by the linkage loader "L86K.EXE".

(3) ROM space

The LC86P4448 and LC864400 series use 256 bytes addressed on FF00H to FFFFH in the program memory as the option specified data area. The program memory capacity of this series is at most, 49152 bytes addressed on 0000H to BFFFH.



How to Use

(1) Create a programming data for LC86P4448

Programming data for EPROM of the LC86P4448 is required.

Debugged evaluation file (EVA file) must be converted to an INTEL-HEX formatted file (HEX file) with the file converter program EVA2HEX.EXE. The HEX file is used as the programming data for the LC86P4448.

(2) How to program for the PROM

The LC86P4448 can be programmed by the EPROM programmer with attachment W86EP4448D.

• Recommended EPROM programmer

Manufacturer	EPROM programmer
Advantest	R4945, R4944, R4943
Andou	AF-9 7 04
AVAL	PKW-1100, PKW-3000
Minato electronics	MODEL1890A

• "27010 (Vpp = 12.5 V) Intel high speed programming" mode should be adopted. The address must be set to 13FFFH" and the jumper (DASEC) must be set to 'OFF' at programming.

(3) How to use the data security function


"Data security" is the function to disable the EPROM data from being read out.

The following is the process in order to execute data security function:


- 1. Set the jumper of attachment 'ON'.
- 2. Program again. The EPROM programmer will display an error. The error means that the data security functions normally. It is not trouble of the EPROM programmer or the LSI.

Notes


- Data security is not executed when the data of all addresses have FF' at procedure 2 above.
- Data security cannot be executed by programming the sequential operation "BLANK=>PROGRAM=>VERIFY" at procedure 2 above.
- · Set the jumper to 'OFF' after executing the data security



Pin Assignment



System Block Diagram



Pin Description

- Port option can be specified by bit units.
- At port 0, 'Pull-up resistor provided' when specifying CMOS output. 'Pull-up resistor not provided' when specifying N-ch open drain output.
- At port 1 and 2, 'Programmable pull-up resistor provided' when specifying either CMOS or N-ch open drain output.

Pin Description Table

Pin name	Pin No.	I/O	Function description	Option	PRØM mode
DVSS	11		Negative power supply for digital circuit	Opino.	1 Tolo mode
XT1	9	ı	Input pin for the crystal oscillation		
XT2	10	0	Output pin for the crystal oscillation	·	
CF1	12	ı	Input terminal for ceramic resonator		1
CF2	13	0	Output terminal for ceramic resonator		<i>r</i>
		0			
DV _{DD} RES	14		Positive power supply for digital circuit		
	23	l	Reset terminal		
LC1	24	1	LC oscillation circuit input terminal		
LC2	25	0	LC oscillation circuit output terminal		
FILT	26	0	Filter terminal for PLL		
AVDD	27	_	Positive power supply for analog circuit	44	
AVSS	28		Negative power supply for analog circuit	<i>}</i>	
CVIN	29	I	Video signal input terminal		
VS	30	I	Vertical synchronization signal input terminal		
HS	31	I	Horizontal synchronization signal input terminal		
I	32	0	Image intensity output		
R	33	0	Red (R) output terminal of RGB image output		A4 (*1)
G	34	0	Green (G) output terminal of RGB/mage output		A5 (*1)
В	35	0	Blue (B) output terminal of RGB image output		A6 (*1)
BL	36	0	Fast blanking control signal." Switch TV image signal and caption/		A7 (*1)
		11	OSD image signal		
PWM0	37 to 46	O	PWM0 to 9 output ferminal		PWM 0 to 8 :
to PWM9			15 V withstand		A8 to A16 (*1) PWM 9 : "L" fixed
Port 0	11	63.50	8-bit Input/øutput port	Pull-up resistor	
P00 to P07	57 to 64	I/O	Input/output can be specified in nibble units	Provided/not provided	
	/		HOLD felease input Interrupt input	(in bit units) Output Format	
J. J			merupi mput	CMOS/Nch-OD	
and the state of t	.60 y 93 y			(in bit units)	
Port 1		e day.	8-bit Input/output port	Output Format	D0 to D7 (*2)
P10 to P17	1 to 8	I/O	Input/output can be specified in bit units.	CMOS/Nch-OD	
The state of the s			Other function	(in bit units)	
1000		e de la companya della companya della companya de la companya della companya dell	P10 SIO0 data output		
1884	The state of the s		P11 SIO0 data input /bus input/output P12 SIO0 clock input/output		
			P17 Timer 1 (PWM) output		
Port 2			6-bit Input/output port	Output Format	
P20 to P25	51 to 56	I/O	Input/output can be specified in bit units.	CMOS/Nch-OD (in bit units)	


Pin No.	I/O		Fund	tion descrip	tion	Option	PROM mode
47	1/0		•			Pull-up resistor	P70 : VPP (*3)
47 48 to 50	1/O 	P70 P71 P72 P73	NT0 input/F transistor of INT1 input/I INT2 input/I INT3 input (attached in	utput for wa HOLD releatimer 0 even (noise reject out/timer 0 e	se input at input tion filter event input	provided/ not provided (in bit units)	P71 : DASEC (*4) P72 : OE (*5) P73 : CE (*6)
			Rise	Fall	Rise/Fall	H level L level V	ector,
		INT0	enable	enable	disable 🏄 🦯	enable enable	03⊬
		INT1	enable	enable	disable.	enable enable	о́в́н
		INT2	enable	enable	enable	disable disable	⁴ зн
		INT3	enable	enable	enable	disable disable	1BH
15 to 22	I	Other fur	nction				P90 to P93 : A0 to A3 (*1)
	47 48 to 50	47 I/O 48 to 50 I	47 I/O Other fur P70 P71 P72 P73 Interrupt INT0 INT1 INT2 INT3 8-bit inpu Other fur Unit Input Other fur Unit Input	4-bit input port Other function P70 NT0 input/P transistor or P71 INT1 input/P P72 INT2 input/P P73 INT3 input (attached input/P INT1 enable INT1 enable INT2 enable INT3 enable 8-bit input port Other function	47 I/O Other function P70 NT0 input/HOLD release transistor output for wa P71 INT1 input/HOLD release transistor output for wa P72 INT2 input/timer 0 ever P73 INT3 input (noise reject attached input/timer 0 ever P74 INT0 enable enable INT1 enable enable INT2 enable enable INT2 enable enable INT3 enable enable S-bit input port Other function	47 48 to 50 I Other function P70 NT0 input/HOLD release input/Nch-transistor output for watchdog timer P71 INT1 input/HOLD release input P72 INT2 input/timer 0 event input P73 INT3 input (noise rejection filter attached input/timer 0 event input Interrupt receiver format vector address Rise Fall Rise/Fall INT0 enable enable disable INT1 enable enable disable INT2 enable enable enable INT3 enable enable enable 8-bit input port	47 I/O 48 to 50 I P70 NT0 input/HOLD release input/Nch- transistor output for watchdog timer P71 INT1 input/HOLD release input P72 INT2 input/timer 0 event input P73 INT3 input (noise rejection filter attached input/timer 0 event input Interrupt receiver format vector address Rise Fall Rise/Fall H level L level V INT0 enable enable disable enable enable INT1 enable enable disable enable disable INT2 enable enable enable disable disable INT3 enable enable enable disable disable INT3 enable enable enable disable disable 8-bit input port Other function

^{*1} An \rightarrow Address input

• Port state during reset

Terminal	I/O	Pull-up resistor status at selecting pull-up option
Port 0	Input	Pull-up resistor OFF, ON after reset release
Port 1, 2	Input	Programmable pull-up resistor OFF
Port 7	Input	Fixed pull-up resistor provided

* AVDD and AVSS are the power supply terminals for the analog operation block. DVDD and DVSS are the power supply terminals for the digital operation block. Connect them like the following figure to reduce the mutual noise influence.



^{*2} Data I/O

^{*3} Power for programming

^{*4} Memory select input/output for data security

^{*5} Output Enable input

^{*6} Chip Enable input

Specifications

1. Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Parar	meter	Symbol	Pins	Conditions		gi	Ratin	igs	Unit
					V _{DD} [V]	min	typ	max	
Supply v	oltage	V _{DD} max	DVDD, AVDD	DVDD = AVDD		<i>≟</i> 0.3	A)	+7:0	V
Input vol	tage	V _I (1)	• P71, 72, 73 • Port 9 • RES, HS, VS, CVIN		A A A A A A	, - 0.3		V _{DD} +0.3	
Output v	oltage/	V _O (1)	R, G, B, BL, I, FILT		A A	-0.3	ACOUNTS.	V _{DD} +0.3	
		V ₀ (2)	PWM0 to PWM9			-0.3	\$.	<i>\$\int_{g}\tag{\tau}</i> +15	
Input/out voltage	put	V _{IO} (1)	Ports 0, 1, 2, P70			-0.3		V _{DD} +0.3	
High- level output current	Peak output current	I _{OPH} (1)	Ports 0, 1, 2	Pull-up MOS transistor output At each pin		–2	of the second		mA
		I _{OPH} (2)	Ports 0, 1, 2	CMOS output At each pin		4			
		I _{OPH} (3)	R, G, B, BL, I	CMOS output At each pin		- 5			
	Total	$\Sigma I_{OAH}(1)$	Port 1	The total of all pins	11	-10			
	output current	Σ I _{OAH} (2)	Ports 0, 2	The total of all pins		-10			
		$\Sigma I_{OAH}(3)$	R, G, B, BL, I	The total of all pins		-15			
Low-	Peak	I _{OPL} (1)	Ports 0, 1, 2	At each pin	š*			20	
level output	output current	I _{OPL} (2)	P70	At each pin				30	
current	Current	I _{OPL} (3)	•R, G, B, BL, I •PWM0 to PWM9	At each pin				5	
	Total	$\Sigma I_{OAL}(1)$	Part 0, 2	The total of all pins				40	
	output current	$\Sigma I_{OAL}(2)$	Port 1, P70	The total of all pins				40	
	Carrent	∑l _{OAL} (3)	R, G, B, BL, I	The total of all pins				15	
		ΣI _{OAL} (4)	PWM0 to PWM9	The total of all pins				30	
Maximun dissipatio	•	Pd max	DIP64S	. Ta = −30 to +70°C				720	mW
Operating temperations	J	Topr				-30		+70	°C
Storage temperat range	ture	Ŧstg				- 55		+125	

^{*} DVSS and AVSS must be supplied the same voltage, V_{SS} . $V_{SS} = DVSS = AVSS$ DVDD and AVDD must be supplied the same voltage, V_{DD} . $V_{DD} = DVDD = AVDD$

2. Recommended Operating Range at $Ta = -30^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0$ V

Parameter	Symbol	Pins	Conditions			Ratings		Unit
				V _{DD} [V]	min	typ	max	
Operating supply	V _{DD} (1)	DVDD, AVDD	$0.97 \mu s \le tCYC \le 1.02 \mu s$		4.5		5.5	V
voltage range	V _{DD} (2)		$0.97~\mu s \le tCYC \le 400~\mu s$		4,5	4	5.5	
Hold voltage	V_{HD}	DVDD, AVDD	RAMs and the registers hold data at HOLD mode.		2.0		5.5	7
Input	V _{IH} (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	∕ 0.6 V ₀₀ b	Ą.	Ved	
high-level voltage	Vıн(2)	• Ports 1, 2 (Schmitt) • P72, 73 • HS, √S	Output disable	4.5 to 5,5	0. 75 Voo		VDD	
	V _{IH} (3)	•P70 port input / interrupt •P71 •RES (Schmitt)	Output N-channel transistor OFF	4:5 to 5.5	9.75 V _{DD}	and the second second	/ VDD	
	V _{IH} (4)	P70 Watchdog timer input	Output N-channet transistor OFF	4,5 to 5.5.	V _{DD} -0.5		V_{DD}	
	V _{IH} (5)	Port 9 port input		4.5 to 5.5	Ø.7 V _{DD}		V _{DD}	
Input low-level	V _{IL} (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	V _{SS}		0.2 V _{DD}	
voltage	V _{IL} (2)	•Porst 1, 2 (Schmitt) •P72, 73 •HS, VS •Port 9	Output disable	4.5 to 5.5	Vss		0.25 V _{DD}	
	V _{IL} (3)	P70 port input / interrupt P71 RES (Schmitt)	N-channel transistor OFF	4.5 to 5.5	Vss		0.25 V _{DD}	
	VIL(4)	P70 Watchdog timer input	N-channel transistor OFF	4.5 to 5.5	Vss		0.6 V _{DD}	
	V _{IL} (5)	Pørt 9 port input	and the second s	4.5 to 5.5	V _{SS}		0.3 V _{DD}	
CVIN input amplitude	Vcvin	CVIN		5.0	1Vp-p-3dB	1Vp-p	1Vp-p+3dB	Vp-p
Operation	t©Y©(1)	7/	OSD function	4.5 to 5.5	0.97	1	1.02	μs
cycle time	/tCYC(2)		Except OSD function	4.5 to 5.5	0.97		400	

^{*} Vp-p : Peak-to-peak voltage

Parameter	Symbol	Pins	Conditions	Conditions			Ratings			
				V _{DD} [V]	min	typ	max			
Oscillation frequency range (Note 1)	FmCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.76	12	12.24	MHz		
	FmCF(2)		12.08 MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.84	12.08	12.32	Roberts, and the second		
	FmLC	LC1, LC2	14.11 MHz (LC oscillation) Refer to Figure 2.	4.5 to 5.5		14.11				
	FmRC		RC oscillation	4.5 to 5.5	0.4	0.8	<i>j</i> . 3.0			
	FsXtal	XT1, XT2	32.768 kHz (crystal resonator oscillation) Refer to Figure 3.	4.5 to 5.5		32.768		kHz		
Oscillation stable time period	tmsCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 4.	4:5 to 5:5		0.02	0.2	ms		
(Note 2)	tmsCF(2)		12 MHz (ceramic resonator oscillation). Refer to Figure 4.	4,5 to 5.5		0.02	0.2			
	tssXtal	XT1, XT2	32,768 kHz (crystal resonator oscillation) Refer to Figure 4.	4.5 to 5.5		1.0	5.0	S		

- (Note 1) Refer to tables 1, 2 and 3 for oscillation constant.

 (Note 2) The oscillation stable time period refers to the time it takes to oscillate stably after the following conditions.
 - 1. Applying the first supply voltage.
 - 2. Release of the HOLD mode.
 - 2. Release of the HOLD mode.3. Release of the stopping of the main-clock oscillation. (Refer to Figure 4)



3. Electrical Characteristics at $Ta = -30^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0~V$

Parameter	Symbol	Pins	Conditions			Ratings		Unit
				V _{DD} [V]	min	typ	max	
Input high-level current	lı⊣(1)	Ports 1, 2 Port 0 without pull-up MOS transistor	Output disable Pull-up MOS transistor OFF V _{IN} = V _{DD} (including the off-leak current of the output transistor)	4.5 to 5.5			1	μΑ
	Ін(2)	Port 7 without pull-up MOS transistor Port 9 RES HS, VS	$V_{IN} = V_{DD}$	4.5 to 5.5			1	
Input low-level current	I _{IL} (1)	Ports 1, 2 Port 0 without pull-up MOS transistor	Output disable Pull-up MOS transistor OFF VIN = Vss (including the off-leak current of the output transistor)	4.5 to 5.5				
	I _{IL} (2)	Port 7 without pull-up MOS transistor Port 9	V _I N = Vss	4.5 to 5.5	-1			
	I _{IL} (3)	• RES • HS, VS	Vin\⊭Wss.	4.5 to 5.5	– 1			
Output high-level voltage	V _{OH} (1)	CMOS output of ports 0, 1, 2	Joн = -41.0 mA	4.5 to 5.5	V _{DD} –1			V
	V _{OH} (2)	R, G, B, BL, I	Гон = −0.1° mA	4.5 to 5.5	V _{DD} -0.5			
Output low-level	V _{OL} (1)	Ports 0, 1, 2	I _{OL} = 10 mA	4.5 to 5.5			1.5	
voltage	Vol(2)	Ports 0, 1, 2	lou = 1.6 mA The total current of the ports 0, 1 is 40 mA or less.	4.5 to 5.5			0.4	
ar de la companya de	Vol.(3)	• R, G, B, BL, I • PWM0 to PWM9	• I _{OL} = 3.0 mA • The current of any unmeasured pin is 3 mA or less.	4.5 to 5.5			0.4	
	Vol(4)	1 ₽70	I _{OL} = 1 mA	4.5 to 5.5			0.4	
Pull-up MOS transistor resistance	Rpu	• Ports Ø, 1, 2 • Port 7	V _{OH} = 0.9V _{DD}	4.5 to 5.5	13	38	80	kΩ
Output off-leakage current	foff	PWM0 to PWM9	V _{OUT} = 13.5 V	4.5 to 5.5			5	μА
Hysteresis voltage	Vнв	• Ports 0, 1, 2 • Port 7 • RES • HS, VS	Output disable	4.5 to 5.5		0.1V _{DD}		V

Parameter	Symbol	Pins	Conditions	Ratings				Unit
				V _{DD} [V]	min	typ	max	
Input clamp voltage	VCLMP	CVIN		5.0	2.3	2.5	2.7	V
Pin capacitance	СР	All pins	• f = 1 MHz • Unmeasured terminals for the input are set to Vss level. • Ta = 25°C	4.5 to 5.5		10		pF

4. Serial Input/Output Characteristics at Ta = -30° C to $+70^{\circ}$ C, $V_{SS} = 0$ V

					ı <i>7 1</i>		A.	- / / -	1	
F	Paran	neter	Symbol	Pins	Conditions		<u> </u>	Ratings	;	Unit
					11	V _{DD} [V]	min	typ	max	
		Cycle	tCKCY(1)	•SCK0	Refer to Figure 6.	4.5 to 5.5	2,5	A Part of the Part		tCYC
	Input clock	Low- level pulse width	tCKL(1)	• SCLK0						
Serial clock	ını	High- level pulse width	tCKH(1)	A de			1			
eria		Cycle	tCKCY(2)	•SCK0	• Use a pull-up resistor	4.5 to 5.5	2			
S	Output clock	Low- level pulse	tCKL(2)		(1. kΩ) when open drain output • Refer to Figure 6.			1/2tCKCY		
	tbut	width								
	On	High- level pulse width	tCKH(2)					1/2tCKCY		
nput	Data	a set-up	tick	•SI0	Data set-up to SCK0	4.5 to 5.5	0.1			μs
Serial input	Data	a hold	tCKI		Data hold from SCK0 rising Refer to Figure 6.		0.1			
output	time (Ext	put delay e ternal al clock)	tCKQ(1)	SOO de	Use a pull-up resistor (1 kΩ) when open drain output. Data set-up to SCK0	4.5 to 5.5			7/12tCYC +0.2	
Serial output	time (Inte	put delay e ernal al clock)	tCKO(2)		falling • Data hold from SCK0 falling • Refer to Figure 6.	4.5 to 5.5			1/3tCYC +0.2	

5. Pulse Input Conditions at $Ta=-30\,^{\circ}C$ to $+70\,^{\circ}C,~V_{SS}=0$ V

Parameter	Symbol	Pins	Conditions		Ratings			Unit
			V _{DD} [V]		min	typ	max	
High/low level pulse width	tPIH(1) tPIL(1)	• INT0, INT1 • INT2/T0IN	Interrupt acceptable Timer0-countable	4.5 to 5.5	1,0	No. of the State o	**************************************	tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (The noise rejection clock is set to 1/1)	• Interrupt acceptable • Timer0-countable	4.5 to 5.5	2			
	tPIH(3) tPIL(3)	INT3/T0IN (The noise rejection clock is set to 1/16)	• Interrupt acceptable • Timer0-countable	4.5 to 5.5	32		and the state of t	
	tPIL(4)	RES	Reset acceptable	4.5 to 5.5	200	, and the second		μs
	tPIH(5) tPIL(5)	HS, VS	Display position controllable Each active edge of HS, VS must be more than 1tCYC, Refer to Figure 8.	4.5 to 5.5	10			tCYC
Rising/falling time	tTHL tTLH	HS	Refer to Figure 8	4:5 to 5.5			500	ns
Horizontal pull-in range	FH	HS	The monitor point in Figure 11 is 1/2 V _{DD} .	4.5 to 5.5	15.23	15.73	16.23	kHz

6. A/D Converter Characteristics at $Ta = -30^{\circ}$ C to $+70^{\circ}$ C, $V_{SS} = 0$ V

Parameter	Symbol	Pins Conditions		Ratings			Unit	
		1/ 200		V _{DD} [V]	min	typ	max	
Resolution				4.5 to 5.5		5		bit
Absolute precision			(Note 3)	4.5 to 5.5		±1/4	±3/4	LSB
Conversion time	tCAD	From Vref selection to	1 bit conversion time	4.5 to 5.5		2		μs
		when the result is produced	= 2fCYC					
Reference current	IREF		(Regulate the ladder resistor)	4.5 to 5.5		1.0	2.0	mA
Analog input voltage range	V _{AIN}	ANO to AN7		4.5 to 5.5	V _{SS}		V _{DD}	٧
Analog port input	IAINH		$V_{AIN} = V_{DD}$	4.5 to 5.5			1	μΑ
current	I _{AINE}		V _{AIN} = V _{SS}	4.5 to 5.5	-1			

(Note 3) Absolute precision excepts quartizing error (±1/2 LSB).

7. Current Drain Characteristics at $Ta = -30^{\circ}C$ to $+70^{\circ}C$, $~V_{SS} = 0~V$

Parameter	Symbol	Pins	Conditions Ratings				Unit	
				V _{DD} [V]	min	typ	max	
Current drain during basic operation (Note 4)	Iddop(1)	DVDD, AVDD	FmCF = 12 MHz or FmCF = 12.08 MHz when ceramic resonator oscillation FsXtal = 32.768 kHz when crystal oscillation FmLC = 14.11 MHz LC oscillation System clock: CF oscillation Internal RC oscillation stops	4.5 to 5.5		25	38	mA
	Iddop(2)		FmCF = 0 Hz (when oscillation stops) FmLC = 0 Hz (when oscillation stops) FsXtal = 32.768 kHz when crystal oscillation System clock: LC oscillation Internal RC oscillation stops	4.5 to 5.5		A de la companya de l	16	
Current drain in HALT mode (Note 4)	Iddhalt(1)	DVDD, AVDD	HALT mode FmCF = 12 MHz or FmCF = 12.08 MHz when ceramic resonator oscillation FmEC = 0 Hz (when oscillation stops) Frextal = 32.768 kHz when crystal oscillation System clock CF oscillation Internal RC oscillation stops.	4.5 to 5.5		5	10	mA
at the state of th	IDDHALT(2)	DVDD; AVDD	•HALT mode •FmCF = 0 Hz (when oscillation stops) •FmEC = 0 Hz (when oscillation stops) •FsXtal = 32.768 kHz when crystal oscillation •System clock : Internal RC	4.5 to 5.5		400	1600	μΑ
	tibiohalit(3)	DVDD AVDD	FmCF = 0 Hz (when oscillation stops) FmLC = 0 Hz (when oscillation stops) FsXtal = 32.768 kHz when crystal oscillation System clock: LC oscillation Internal RC oscillation stops	4.5 to 5.5		25	100	
Current drain in HOLD mode (Note 4)	борного	DVDD, AVDD	•HOLD mode •All oscillation stops.	4.5 to 5.5		0.05	30	μΑ

(Note 4) The currents of the output transistors and the pull-up MOS transistors are ignored.

Oscillation types	Manufacturer	Oscillator	C1	C2
12 MHz ceramic resonator	Murata	CSA12.0MTZ	33 pF	33 pF
oscillation		CST12.0MTW	on c	hip
	Kyocera	KBR-12.0M	33 pF	33 pF
12 MHz ceramic resonator	Murata	CSA12.0MTZ021	33 pF	33 pF
oscillation		CST12.0MTW021	on c	:hip ⁴ /
	Kyocera	KBR-12.08M	33 pF	33 pF

^{*} Both C1 and C2 must use K rank (±10%) and SL characteristics.

Table 1. Ceramic Resonator Oscillation Guaranteed Constant (main-clock)

Oscillation types	L	СЗ	C4
14.11 MHz LC oscillation	4.7 μH	33 pF	45 pF (Trimmer)
	4.7 μH±10% (Variable)	33 pH	, 33 pH

^{*} See Figures 11 and 12.


Table 2. LC oscillation Guaranteed Constant (OSD clock)

Oscillation types	Manufacturer	Oscillator	C 5	/_¢6	Rd
32.768 MHz crystal oscillation	Seiko Epson	C-002RX	10 pF	/ 10 pF	0 kΩ

^{*} Both C5 and C6 must use a J rank (±5%) and CH characteristics. For applications which do not require accurate oscillation, use K rank (±10%) with SL characteristics.

Table 3. Crystal Oscillation Guaranteed Constant (sub-clock)

- (Notes) Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length.
 - If you use other oscillators herein, we provide no guarantee for the characteristics.
 - Adjust the voltage of monitor point in Figure 11 to 1/2V_{DD}±10% by the LC oscillation constant 'L' or 'C' to lock the PLL circuit.




Ceramic Resonator Oscillation

main clock

Figure 2 LC Resonator Oscillation

OSD clock



main clock

Figure 3 Crystal Resonator Oscillation




Figure 5 Reset Circuit




Figure 6 Serial Input/output Test Condition



Figure 7 Pulse Input Timing Condition - 1




Figure 8 Pulse Input Timing Condition - 2




Figure 9 Recommended Interface Circuit




Figure 10 CVIN Recommended Circuit





Figure 11 FILT Recommended Circuit

(Note) • Place the parts connected FILT terminal as close to the FILT as possible with the shortest pattern length on the board.







Figure 12 FILT-LC Oscillation Frequency(1)

Figure 13 FILT-LC Oscillation Frequency(2)


Requirements Prior to Mounting


Notes on Handling

- The construction of one-time microcontrollers in which the PROM is not programmed precludes Sanyo from fully testing them before they are shipped. The screening procedure described below is recommended in order to attain higher reliability after programming the PROM.
- The nature of one-time microcontrollers in which the PROM is not programmed precludes us from fully testing them by writing all of the bits. Therefore, it is not possible for us to guarantee a write yield of 100%.
- Storage in moisture-proof packaging (unopened)
 While they are still in the moisture-proof packaging, these devices should be stored at a temperature of 30°C and a humidity of no more than 70%.
- After opening the moisture-proof packaging
 These devices should be mounted and soldered as soon as possible after the moisture-proof packaging is opened. Once the
 moisture-proof packaging is opened, the devices should be stored at a temperature of 30°C and a humidity of no more than 70%
 for no more than 96 hours.
 - a. In the case of models that are programmed by the user (models that are shipped with the PROM not programmed)



b. Requirements prior to mounting for models that are programmed by Sanyo (models that are shipped with the PROM already programmed)





- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained frerein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein
- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, of otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1998. Specifications and information herein are subject to change without notice.