
CMOS LSI

LC86P4332



- (4) Operating supply voltage
- (5) Instruction cycle time

```
4.5 V to 6.0 V
0.99 µs to 40 µs
```

- : -30°C to +70°C
- (6) Operating temperature (7) The pin and the package compatible with the LC864300 series mask ROM devices
- (8) Applicable mask ROM version
- (9) Factory shipment

: LC864332/LC864328/LC864324/LC864320/LC864316/LC864312

: DIP52S

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Usage Notes

The LC86P4332 is provided for the first release and small shipping of the LC864300 series. At using, take notice of the followings.

(1) Differences between LC86P4332 and the LC864300 series

Item	LC86P4332	LC864332/28/24/20/16/12
Operation after reset releasing	The option is specified by degrees until 3 ms after going to a 'H' level to the reset terminal. The program is executed from 00H of the program counter.	The program is executed from 00H of the program counter immediately after going to a 'H' level to the reset terminal.
Operating supply voltage range (VDD)	4.5 V to 5.5 V	4.5 V to 5.5 V
Power dissipation	Refer to 'electrical characteristics' on the sen	niconductor news


The LC86P4332 uses the program memory area of 256 bytes from 7F00PI to 7FFPPI to select the options.

(2) Option

The option data is written with the option specifying program "SU86K.EXE". The option data is linked to the program area by the linkage loader "L86K.EXE".

(3) ROM space

The LC86P4332 and LC864300 series use the program memory area of 256 bytes from 7F00H to 7FFFH to select the options. The program memory capacity of the series is 32512 bytes addressed on 0000H to 7EFFH.



How to Use

(1) Create a programming data for LC86P4332

Programming data for EPROM of the LC86P4332 is required.

Debugged evaluation file (EVA file) must be converted to an INTEL-HEX formatted file (HEX file) with file converter program EVA2HEX.EXE. The HEX file is used as the programming data for the LC86P4332.

(2) How to program for the PROM

The LC86P4332 can be programmed by the PROM programmer with attachment W86EP4164D.

Recommended EPROM programmer

Manufacturer	EPROM programmer
Advantest	R4945, R4944, R4943
Andou	AF-9704
AVAL	PKW-1100, PKW-3000
Minato electronics	MODEL1890A

- "27010 (Vpp = 12.5 V) Intel high speed programming" mode should be adopted.
- <u>A jumper (DASEC) must be set to 'OFF' at programming</u>.
- There are two ways to program the data of the hexa-decimal file described above to the PROM of the LC86P4332.
 - 1. How to program the program and the character data individually. First, the hexa-decimal data of 00h to 07FFFh is programmed into the address 00h to 07FFFh of the EPROM. Next, write the hexa-decimal data for character addressed 10000h to 17FFFh into the address of 10000h to 17FFFh.
 - How to program the program and the character data simultaneously.
 First, copy the program data addressed from 00h to 07FFPh into the addresses 8000h to 0FFFFh with an EPROM programmer.
 Next, write the data of 00h to 17FFFh into the EPROM of the EC86E4332.

Next, write the data of 00h to 17FFFh hito the EPROM of the EC 80E4532.

An error will occur when the hexa-decimal data generated by the EVA2HEX program is programmed to the PROM of the LC86P4332 directly.


(3) How to use the data security function

"Data security" is the function to disable the **PROM** data from being read out. The following is the process in order to execute the data security function.

- 1. Set the jumper of attachment 'ON'.
- 2. Program again. The EPROM programmer will display an error. The error means that the data security functions normally. It is not trouble the EPROM programmer or the LSF.


Notes

- Data security is not executed when the data of all address have 'FF' at procedure 2 above.
- Data security cannot be executed by programming the sequential operation "BLANK=>PROGRAM=>VERIFY" at procedure 2 above.
- Set the jumper to 'OFF' after executing the data security.




W86EP4164D

Pin Assignment



System Block Diagram



Pin Description

- Port option can be specified by bit units.
- At port 0, 'Pull-up resistor provided' when specifying CMOS output.
- At port 0, Full-up resistor provided when specifying N-ch open drain output.
 At port 1, 'Programmable pull-up resistor provided' when specifying either CMOS or N-ch open drain output.

At port 1, Flogram	inable puil-up lesi	stor provided w	when specifying entiter	CINOS OF N-CII	open di ş
					Æ

Pin Description Table

- D'	D's No	1/0	Encoding the entropy of	Contract of the	PROM.
Pin name	Pin No.	I/O	Function description	Option	PROM mode
DVSS	9	-	Negative power supply for digital circuit	<u> </u>	
CF1	10	I	Input terminal for ceramic resonator	// <u>~~</u> ~~	
CF2	11	0	Output terminal for ceramic resonator		
DVDD	12	-	Positive power supply for digital circuit	11	
RES	17	I	Reset terminal		
LC1	18	I	LC oscillation circuit input terminal		<i>4</i>
LC2	19	0	LC oscillation circuit output terminal		
FILT	20	0	Filter terminal for PLL	<u> </u>	
AVDD	21	-	Positive power supply for analog circuit	<u> 22 // // </u>	
AVSS	22	-	Negative power supply for analog circuit		
CVIN	23	I	Video signal input terminal		
VS	24	I	Vertical synchronization signal input terminal	S≈ //	
HS	25	I	Horizontal synchronization signal input terminal	and the second sec	
I	26	0	Image intensity output	17	
R	27	0	Red (R) output terminal of RGB image output		A4 (*1)
G	28	0	Green (G) output terminal of RGB image output		A5 (*1)
В	29	0	Blue (B) output terminal of RGB image output		A6 (*1)
BL	30	0	Fast blanking control signal Switch TV-image signal and caption/OSD image signal		A7 (*1)
PWM0	31 to 40	Ó	PWM0 to 9 output terminal		PWM0 to 8 :
to PWM9	and the second		15 V withstand		A8 to A16 (*1) PWM9 : "L" fixed
Port 0	and a start of the		8-bit input/output/port	Pull-up resistor	
P00 to P07	45 to 52	170	Input/output can be specified in nibble units HOLD release input	Provided/not provided (in bit units)	
and the second second			Interrupt input	Output Format CMOS/Nch-OD	
	<u>ANNA N</u>	÷.		(in bit units)	D0 to D7 (**0)
Port 1			8-bit Input/output port	Output Format CMOS/Nch-OD	D0 to D7 (*2)
P10 to P17	1 to 8	1/0	Input/output can be specified in a bit. Other function	(in bit units)	
	A CONTRACTOR OF STREET	and the second second	P10 SIO0 data output		
	and the second second	A. R.	P11 SIO0 data input / bus input / output		
	100	Í	P12 SIO0 clock input / output		
			P17 Timer 1 (PWM) output		

LC86P4332

Pin name	Pin No.	I/O		Fund	ction Descrip	otion	Option	PROM mode
Port 7 P70 P71 to P73	41 42 to 44	I/O I		Nch-transi INT1 input INT2 input INT3 input	istor output t / HOLD rel t / timer 0 ev t (noise reje	vent input	Pull-up resistor provided/ not provided (in bit units)	P70 : VPP (*3) P71 : DASEC (*4) P72 : OE (*5) P73 : CE (*6)
			Interru		format vecto		<u>//</u>	
			INT0	Rise enable	Fall enable	Rise/Fall disable	H level L lev enable enab	
			INT1	enable	enable	disable 🦯	enable enab	ole ØBH
			INT2	enable	enable	enable	disable disat	ple 13H
			INT3	enable	enable	enable	disable disab	ple 1BH
Port 9 P90 to P93	13 to 16	I	Other	put port function converter ir	nput port (4	lines)	External RGB input	A0 to A3 (*3)

*1 An \rightarrow Address input

*2 Data I/O

- *3 Power for programming
- *4 Memory select input/output for data security

*5 OutputEnable input


*6 ChipEnable input

• Port status during reset

Terminal	I/O	Pull-up resistor status at selecting pull-up option
Port 0	Input	Pull-up resistor OFF. ON after reset release
Port 1	Input	Programmable pull-up resistor OFF
Port 7	Inpút	Fixed pull-up resistor provided
	and the second	

20.48.742 G236

* AVDD and AVSS are the power supply terminals for the analog operation block. DVDD and DVSS are the power supply terminals for the digital operation block. Connect as shown in the following figure to reduce the noise influence.



Specifications

1. Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0 V$

Par	ameter	Symbol	Pins	Conditions			Rat	ings	Uni
i ui	unicici	Cymbol	1 110	Conditions	V _{DD} [V]	min	typ	max	
Supply	voltage	V _{DD} max	DVDD, AVDD	DVDD = AVDD		+0,3	Â	+7.0 ⁺	V
Input vo	ltage	V _I (1)	• P71, 72, 73 • Port 9 • RES, HS, VS, CVIN		and the second second	-0.3		V _{DD} +0.3	
Output	voltage	Vo(1)	R, G, B, BL, I, FILT		Staff Staff Staff	-0.3	Sing St	Vpp+0.3	
		Vo(2)	PWM0 to PWM9	2		-0.3		+15	
Input/ou voltage	itput	Vio	Ports 0, 1, P70	and the second		-0.3	and and a second se	en volume VDD+0.3	
High- level output	Peak output current	I _{ОРН} (1)	Ports 0, 1	 Pull-up MOS transistor output At each pin 		-2	and the second second		mA
current		Іорн(2)	Ports 0, 1	CMOS output At each pin		24 et	ŕ		
		I _{ОРН} (3)	R, G, B, BL, I	CMOS output At each pin	ki se	-5			
	Total	ΣІоан(1)	Port 1	The total of all pins	and a start	-10			-
	current	∑Іоан(2)	Port 0	The total of all pins		-10			
		∑Іоан(З)	R, G, B, BL, I	The total of all pins		-15			
Low-	Peak	IOPL(1)	Ports 0, 1	At each pin				20	
level	output	IOPL(2)	P70	At each pin				30	
output current	current	Iopl(3)	• R, G, B, B£, / • PWM0 to PWM9	At each pin				5	
	Total	$\Sigma I_{OAL}(1)$	Port 0	The total of all pins				40	
	current	$\Sigma I_{OAL}(2)$	Port 1, P70	The total of all pins				40	
		$\Sigma I_{OAL}(3)$	R, G, B, BL, I	The total of all pins				15	
		$\Sigma I_{OAL}(4)$	PWM0 to PWM9	The total of all pins				30	
Maximu dissipat	m power ion	Pd max/	DIP52S	Ta ≠ –30 to +70°C				430	mΝ
Operatii tempera range	-	Topr	S //	٢ 		-30		+70	°C
Storage tempera range		Tstg	3//			-55		+125	

*DVSS and AVSS must be supplied the same voltage, V_{SS} . $V_{SS} = DVSS = AVSS$ DVDD and AVDD must be supplied the same voltage, V_{DD} . $V_{DD} = DVDD = AVDD$

2. Recommended Operating Range at Ta = -30° C to $+70^{\circ}$ C, V_{SS} = 0 V

Parameter	Symbol	Pins	Conditions			Ratings		Unit
				V _{DD} [V]	min	typ	max	
Operating supply voltage range	V _{DD}	DVDD, AVDD	0.97 μs ≤ tCYC tCYC ≤ 1.02 μs		4.5		5.5	V
Hold voltage	V _{HD}	DVDD, AVDD	RAMs and the registers hold data at HOLD mode.		2.0		5.5 5.5	s
Input high-level	V _{IH} (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	0.6V _{DD}		V _{DØ}	X.
voltage	V _{IH} (2)	• Port 1 (Schmitt) • P72, 73 • HS, VS	Output disable	4.5 to 5,5	0.75Vpd		WDB Contraction	
	Viн(3)	P70 port input / interrupt P71 RES (Schmitt)	Output N-channel transistor OFF	4.5 to 5.5	0.75V _D ₽	and a second sec	V _{DD}	
	Vін(4)	 P70 Watchdog timer input 	Output N-channel	4.5 to 5.5	V _{DD} -0.5		Vdd	
	Vıн(5)	Port 9 port input		4. 5 t o 5.5	0.7V _{DD}		V _{DD}	
Input low-level	V _{IL} (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	Vss		$0.2V_{DD}$	
voltage	V _{IL} (2)	• Port 1 (Schmitt) • <u>P72, 73</u> • HS, VS • Port 9	Output disable	4.5.to 5.5	V _{SS}		0.25V _{DD}	
	V _{IL} (3)	P70 port input / interrupt P71 RES (\$chmitt)	N-channel/transistor OFF	4.5 to 5.5	Vss		0.25V _{DD}	
	V _{IL} (4)	P70 Watchdog timer input	N-channel transistor OPF	4.5 to 5.5	V _{SS}		0.6V _{DD}	
	Vı∟(5)	Port 9 port input	te and the second s	4.5 to 5.5	Vss		0.3Vdd	
CVIN input amplitude	Vcvin	CVIN		5.0	1Vp-p –3dB	1Vр-р	1Vp-p +3dB	Vр-р
Operation	tCYC(1)	1990 - T	OSD function	4.5 to 5.5	0.97	1	1.02	μs
cycle time	tCYC(2)	N. 8 //	Except OSD function	4.5 to 5.5	0.97		40	

* Vp-p : Peak-to-peak voltage

Parameter	Symbol	Pins	Conditions		Ratings		6	Unit
				Vdd [V]	min	typ	max	
Oscillation frequency range (Note 1)	FmCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.76	12	12.24	MHz
	FmCF(2)		12.08 MHz (ceramic resonator oscillation) Refer to Figure 1.		11.84 pm	12.08	12.32 5	
	FmLC	LC1, LC2	14.11 MHz (LC oscillation) Refer to Figure 2.	4.5 to 5.5		14.11		
	FmRC		RC oscillation	4.5 to 5.5	0.4	0.8	at 20 3.0	
Oscillation stable time period (Note 2)	tmsCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 3.	4.5 tø 5:5		0.02	.2 2 ⁰⁰	ms
	tmsCF(2)		12.08 MHz (ceramic resonator oscillation) Refer to Figure 3.			0,02	0.2	

(Note 1) Refer to Table 1 and Table 2 for the oscillation constant. (Note 2) The oscillation stable time period refers to the time it takes to oscillate stably after the following conditions.

- 1. Applying the first supply voltage.

 - Release of the HOLD mode.
 Release of the stopping of the main-clock oscillation

Refer to Figure 3 for details.

3. Electrical Characteristics at Ta = -30° C to $+70^{\circ}$ C , V_{SS} = 0 V

Parameter	Symbol	Pins	Conditions			Ratings		Unit	
				Vdd [V]	min	typ	max		
Input high-level current	Iн(1)	 Port 1 Port 0 without pull-up MOS transistor 	 Output disable Pull-up MOS transistor OFF V_{IN} = V_{DD} (including the off-leak current of the output transistor) 	4.5 to 5.5				μA	
	Ін(2)	 Port 7 without pull-up MOS transistor Port 9 RES HS, VS 	VIN = VDD	4.5 to 6.5			and the second s		
Input low-level current	lı∟(1)	 Port 1 Port 0 without pull-up MOS transistor 	• Output disable • Pull-up MOS transistor OFF • VIN = Vss (including the off-leak current of the output transistor)	4.5.10.5.5					
	lı∟(2)	 Port 7 without pull-up MOS transistor Port 9 	Vin = Vss	4.5 to 5.5	-1				
	lı∟(3)	• RES • HS, VS	VIN = VSS	4,5 to 5.5	-1				
Output high- level voltage	Vон(1)	CMOS output of ports 0, 1	loн.= - 1:0 mA	4.5 to 5.5	V _{DD} -1			V	
	V _{OH} (2)	R, G, B, BL, I	16£0= −0,1 mA	4.5 to 5.5	V _{DD} -0.5				
Output low-	Vol(1)	Ports 0, 1	101 = 10 mA	4.5 to 5.5			1.5		
level voltage	Vol(2)	Ports 0, 1	• IoL = 1.6 mA • The total current of the • ports 0, 1 is not over 40 mA	4.5 to 5.5			0.4		
	Vol(3)	 R, G, B, BL, I PWM0 to PWM9 	• lot ≠ 3.0 mA • The current of any unmesured pin is not over 3 mA.	4.5 to 5.5			0.4		
	Vo⊧(4)	P70	I _{OL} = 1 mA	4.5 to 5.5			0.4		
Pull-up MOS transistor	Rpu	• Ports 0, 1 • Port 7	V _{OH} = 0.9 V _{DD}	4.5 to 5.5	13	38	80	kΩ	
Output off- leakage current	dorf	PWM0 to PWM9	V _{OUT} = 13.5 V	4.5 to 5.5			5	μA	
Hysteresis voltage	VHB	 Ports 0, 1 Port 7 RES HS, VS 	Output disable	4.5 to 5.5		0.1V _{DD}		V	

Parameter	Symbol	Pins	s		Unit			
				V _{DD} [V]	min	typ	max	
Input clamp voltage	V _{CLMP}	CVIN		5.0	2.3	2.5	2.7	V
Pin capacitance	СР	All pins	• $f = 1MHz$ • Unmeasured input pins are set to V_{SS} level. • Ta = 25°C	4.5 to 5.5	and a series	10		pF

4. Serial Input/Output Characteristics at Ta = -30° C to $+70^{\circ}$ C, V_{SS} = 0 V

				I	Ι				¢ f	1
F	Parame	eter	Symbol	Pins	Conditions			Ratings	, j	Unit
		Quala		• SCK0	Defente Figure F	V _{PD} [V] 4.5 to 5.5	min	typ /	max	tCYC
		Cycle Low-	tCKCY(1) tCKL(1)	• SCLK0	Refer to Figure 5.	4.5 10 5.5	×.			
	Input clock	level pulse width		• SCLKU	and the second sec			and the second		
Serial clock		High- level pulse width	tCKH(1)				A			
Seria		Cycle	tCKCY(2)	• SCK0	∙ Use a pull-up	4.5 to 5.5	2			
S	tput clock	Low- level pulse width	tCKL(2)	• SCLK0	resistor (1 kΩ) when open drain output • Refer to Figure 5.	and the second sec		1/2tCKCY		
	Outp	High- level pulse width	tCKH(2)		\$//	4°		1/2tCKCY		
nput	Data s time	set-up	tICK	• SI0.	 Data set-up to SCK0 rising 	4.5 to 5.5	0.1			μs
Serial input	Data I time	hold	tCKI		 Data hold from SCK0 rising Refer to Figure 5. 	4.5 to 5.5	0.1			-
utput	time (Exter	ut delay rnal clock)	tCKO(1)	• \$90	 Use a pull-up resistor (1 kΩ) when open drain output. 	4.5 to 5.5			7/12tCYC +0.2	μs
Serial output	tíme (Interi	it delay nal clock)	TCKO(2)	and the second s	 Data set-up to SCK0 falling Data hold from SCK0 falling Refer to Figure 5. 	4.5 to 5.5			1/3tCYC +0.2	
	and the second second		- Contraction							

5. Pulse Input Conditions at Ta = -30° C to $+70^{\circ}$ C, V_{SS} = 0 V

Parameter	Symbol	Pins	Conditior	IS		Ratings		Unit
				V _{DD} [V]	min	typ	max	
High/low level pulse width	tPIH(1) tPIL(1)	• INT0, INT1 • INT2/T0IN	Interrupt acceptable Timer0-countable	4.5 to 5.5	1		No. of Concession, Name	tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (The noise rejection clock is set to 1/1)	Interrupt acceptableTimer0-countable	4.5 to 5.5	2			
	tPIH(3) tPIL(3)	INT3/T0IN (The noise rejection clock is set to 1/16)	Interrupt acceptableTimer0-countable	4.5 to 5.5	32		and a start of the	<i>»</i>
	tPIL(4)	RES	Reset acceptable	4.5 to 5.5	200		(f.) See all a start and a start a s	μs
	tPIH(5) tPIL(5)	HS, VS	Display position controllable Each active edge of HS, VS must be more than 1tCYQ. Refer to Figure 7	4,5 to 5.5	10	and	Ý	tCYC
Rise/fall time	tTHL tTLH	HS	Refer to Figure 7.	4.5 to 5₀5	and a second second		500	ns
Horizontal pull-in range	FH	HS	The monitor point in Figure 10 is 1/2 V _{DD} .	4.5 to 5.5	15.23	15.73	16.23	kHz

6. A/D Converter Characteristics at Ta = -30° C to $+70^{\circ}$ C, V_{SS} = 0 V

				J. J.				
Parameter	Symbol	Pins	Condition	ກຮ		Ratings		Unit
		and a second		V _{DD} [V]	min	typ	max	
Resolution		A		4.5 to 5.5		5		bit
Absolute precision			(Note 3)	4.5 to 5.5		±1/4	±3/4	LSB
Conversion time	tCAD	From Vref	1 bit conversion	4.5 to 5.5		2		μs
	and a second sec	selection to when the result is produced	time = 2tCYC					
Reference current	1 _{REF}		(Regulate the ladder resistor)	4.5 to 5.5		1.0	2.0	mA
Analog input voltage range	Vain	ANO to AN3		4.5 to 5.5	V_{SS}		V _{DD}	V
Analog port input	TANNEL		$V_{AIN} = V_{DD}$	4.5 to 5.5			1	μA
current	LAINL		$V_{AIN} = V_{SS}$	4.5 to 5.5	-1			

(Note 3) Absolute precision excepts quantization error ($\pm 1/2$ LSB).

7.	Current Drain Characteristics at $Ta = -30^{\circ}C$ to $+70^{\circ}C$,	$V_{SS} = 0 V$
----	--	----------------

Parameter	Symbol	Pins	Conditions			Ratings		Unit
				V _{DD} [V]	min	typ	max	
Current drain during basic operation (Note 4)	I _{DDOP} (1)	DVDD, AVDD	 FmCF = 12 MHz or FmCF = 12.08 MHz when ceramic resonator oscillation FmLC = 14.11 MHz when LC oscillation System clock : when CF oscillation Internal RC oscillation stops 	4.5 to 5.5		25	38	mA
Current drain in HALT mode (Note 4)	Iddhalt(1)	DVDD, AVDD	 HALT mode FmCF = 12 MHz or FmCF = 12.08 MHz when ceramic resonator oscillation FmLC = 0 Hz (when oscillation stops) System clock : CF oscillation Internal RC oscillation stops. 	4.5.to.5.5		5 martin and a start of the sta	10	mA
	Iddhalt(2)	DVDD, AVDD	HALT mode FmCF ≠ 0 MHz (when oscillation stops) FmEC = 0 Hz (when oscillation stops) System clock : Internal RC	4.5 to 5.5 m	Ŷ	600	1200	μA
Current drain in HOLD mode (Note 4)	Iddhold	DVDØ, AVDD	HOLD mode All oscillation stops:	4.5 to 5.5		0.05	20	μA

(Note 4) The currents into the output transistors and the pull-up MOS transistors are ignored.

3 202

Oscillation type	Manufacturer	Oscillator	C1	C2
12 MHz ceramic resonator	Murata	CSA12.0MTZ	33 pF	33 pF
oscillation		CST12.0MTW	on chip	
	Kyocera	KBR-12.0M	33 pF	33 pF
12.08 MHz ceramic	Murata	CSA12.0MTZ021	33 pF	33 pF
resonator oscillation		CST12.0MTW021	on c	chip
	Kyocera	KBR-12.08M	33 pF	33 pF

* Both C1 and C2 must use K rank (±10%) and SL characteristics.


Table 1. Ceramic Resonator Oscillation Guaranteed Constant (main-clock)


		-	<i></i>
Oscillation type	L	C3	C4
14.11 MHz LC oscillation	4.7 μΗ	33 pF	45 pF (Trimmer)
	4.7 μH±10%	33 pF	/ 33 pF
	(Variable)		


* See Figures 11 and 12.

Table 2. LC Oscillation Guaranteed Constant (OSD clock)


- (Notes)• Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest pattern length.
 - If you use other oscillators herein, we provide no guarantee for the characteristics.
 - Adjust the voltage of monitor point in Figure 10 to 1/2 NDD±10% by the LC oscillation constant 'L' or 'C' to lock the PLL circuit.







<AC timing point >








Figure 11 FILT-LC Oscillation Frequency(1)

Figure 12 FILT-LC Oscillation Frequency(2)


Requirements Prior to Mounting

Notes on Handling


- The construction of one-time microcontrollers in which the PROM is not programmed precludes Sanyo from fully testing them before they are shipped. The screening procedure described below is recommended in order to attain higher reliability after programming the PROM.
- The nature of one-time microcontrollers in which the PROM is not programmed precludes us from fully testing them by writing all of the bits. Therefore, it is not possible for us to guarantee a write yield of 100%.
- Storage in moisture-proof packaging (unopened) While they are still in the moisture-proof packaging, these devices should be stored at a temperature of 30°C and a humidity of no more than 70%.
- After opening the moisture-proof packaging

These devices should be mounted and soldered as soon as possible after the moisture-proof packaging is opened. Once the moisture-proof packaging is opened, the devices should be stored at a temperature of 30°C and a humidity of no more than 70% for no more than 96 hours.

a. In the case of models that are programmed by the user (models that are shipped with the PROM not programmed)



b. Requirements prior to mounting for models that are programmed by Sanyo (models that are shipped with the PROM already programmed)



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1998. Specifications and information herein are subject to change without notice.