



8-bit Single Chip Microcontroller

Overview


The LC86P4164 is a CMOS 8-bit single chip microcontroller with one-time PROM for the LC864100 series.

This microcontroller has the function and the pin description of the LC864100 series mask ROM version, and the 64K-byte PROM. It is suitable for developing programs.

Package Dimensions

unit: mm

3128-DIP52S



Features

(1) Option switching by PROM data

The option function of the LC864100 series can be specified by the PROM data. The functions of the trial pieces can be evaluated using the mass production board.

(2) Internal PROM capacity 65512 bytes (for program data): 8192 × 12 bits (for character data)

(3) Internal RAM capacity : 384 bytes

Mask ROM version	PROM capacity	RAM capacity
LC864164	65512 bytes	384 bytes
LC864,156	57344 bytes	384 bytes
LC864148	49152 bytes	384 bytes
LC864140	40960 bytes	384 bytes
/LC864132	32768 bytes	384 bytes
/ LC864124	24576 bytes	384 bytes
LC864120	20480 bytes	384 bytes
(LØ864116)	16384 bytes	384 bytes
LC864112	12288 bytes	384 bytes

(4) Operating supply voltage
(5) Instruction cycle time
(6) Operating temperature
(7) ± 4.5 V to 5.5 V
(8) 1.0 μs to 30 μs
(9) 2.0 -30°C to +70°C

(7) The pin and the package compatible with the LC864100 series mask ROM devices

(8) Applicable mask ROM version: LC864164/LC864156/LC864148/LC864140/LC864132

LC864124/LC864120/LC864116/LC864112

(9) Factory shipment : DIP52S

Usage Notes

The LC86P4164 is provided for the first release and small shipping of the LC864100 series. At using, take notice of the followings.

(1) Differences between the LC86P4164 and the LC864100 series

Item	LC86P4164	LC864164/56/48/40/32/24/20/16/12
Operation after reset releasing	The option is specified by degrees until 3 ms after going to a 'H' level to the reset terminal. The program is executed from 00H of the program counter.	The program is executed from 00H of the program counter immediately after going to a 'H' level to the reset terminal.
Operating supply voltage range (V _{DD})	4.5 V to 6.0 V	.4.5 ∨ to 6.0 ∨
Operating temperature range (Topr)	−30 to +70°C	-30 16 +70°C
Power dissipation	Refer to 'electrical characteristics' on the sem	niconductor news.


The LC86P4164 uses the program memory area of 256 bytes from FF00H to FFF0H to select the options.

(2) Option

The option data is created by the option specified program "SU86K EXE". The created option data is linked to the program area by the linkage loader "L86K.EXE".

(3) ROM space

The LC86P4164 and LC864100 series use the program memory area of 256 bytes from FF00H to FFFFH to select options. The program memory has 65280 bytes from 0000H to FEFFH.



How to use

(1) Create a programming data for LC86P4164

Programming data for EPROM of the LC86P4164 is required.

Debugged evaluation file (EVA file) must be converted to an INTEL-HEX formatted file (HEX file) with file converter program, SU86K.EXE. The HEX file is used as the programming data for the LC86P4164.

(2) How to program for the PROM

The LC86P4164 can be programmed by the EPROM programmer with attachment; W86EP4164D

Recommended EPROM programmer

Manufacturer	EPROM progammer
Advantest	R4945, R4944
Andou	AF-9704
AVAL	PKW-1100, PKW-3000
Minato electoronics	MODEL 1890A

- "27010 (Vpp=12.5V) Intel high speed programming" mode should be adopted. The address must be set to "0 to 13FFFH" and a jumper (DASEC) must be set to 'OFF' at programming.
- (3) How to use the data security function


"Data security" is the function to disable the EPROM data from being read out.

The following is the procedure in order to execute the data security function.


- 1. Set 'ON' the jumper of attachment.
- 2. Program again. Then the EPROM programmer displays an error. The error means that the data security functions normally. It is not a trouble of the EPROM programmer or the LSI.

Notes


- Data security is not executed when the data of all address have 'FF' at the procedure 2 above.
- Data security cannot be executed by programming the sequential operation "BLANK=>PROGRAM=>VERIFY" at procedure 2 above.
- Set the jumper to 'OFF' after executing the data security.



Pin Assignment



System Block Diagram



Pin Description

Pin name	Pin No.	I/O	Function description	Option	PROM mode
DVSS	9		Negative power supply for digital circuit		
CF1	10	1	Input terminal for ceramic resonator		·
CF2	11	0	Output terminal for ceramic resonator		N. Committee of the Com
DVDD	12	_	Positive power supply for digital circuit	11 100	The state of the s
RES	17	I	Reset terminal		
LC1	18	I	LC oscillation circuit input terminal	11 33	
LC2	19	0	LC oscillation circuit output terminal	11 \$ 1	1/
FILT	20	0	Filter terminal for PLL	11 46 40	j." p."
AVDD	21	_	Positive power supply for analog circuit	// 400.00	
AVSS	22	_	Negative power supply for analog circuit		11
CVIN	23	_	Video signal input terminal		, and the second second
VS	24	-	Vertical synchronization signal input terminal		
HS	25	_	Horizontal synchronization signal input terminal		
I	26	0	Image intensity control output		
R	27	0	Red (R) output terminal of RGB image output		A4 (*1)
G	28	0	Green (G) output terminal of RGB image output		A5 (*1)
В	29	0	Blue (B) output terminal of RGB image output		A6 (*1)
BL	30	0	Fast blanking control signal Switch TV image signal and caption/ OSD image signal		A7 (*1)
PWM0 to PWM9	31 to 40	0	PWM0 to PWM9 output terminal 15 V withstand		PWM0 to PWM8 : A8 to A16 (*1) PWM9 : "L" fixed
Port 0		, and a	8-bit Input/output port	Pull-up resistor	
P00 to P07	45 to 52	J/O	Input/output can be specified in nibble unit HOLD release input Interrupt input	Provided/not provided (in bit units) Output Format CMOS/Nch-OD (in bit units)	
Port 1	and the state of t		8-bit Input/output port	Output Format	D0 to D7 (*2)
P10 to P17	/ to 8	¥/O	Input/output can be specified in bit unit. Other functions P10 SIO0 data output SIO0 data input /bus input/output SIO0 clock input/output Timer 1 (PWM) output	CMOS/Nch-OD (in bit unit)	

Continued on next page.


Continued from preceding page.

Pin name	Pin No.	I/O		Function Description			Option	PROM mode	
Port 7 P70	41	I/O	4-bit inp Other fu	•			Pull-up resistor provided/	P70 : VPP (*3) P71 : <u>DA</u> SEC (*4)	
P71 to P73	42 to 44	1	P71 IN P72 IN P73 IN at	ch-transist mer VT1 input/H VT2 input/ti VT3 input (ittached inp	HOLD relea or output for HOLD relea mer 0 ever noise reject ut/timer 0 e ormat vector Falling enable enable enable	or watchdog se input at input tion filter event input	not provided (in bit units) H level enable enable enable disable disable disable	P72 : OE (*5) P73 : CE (*6) Vector 03H 0BH 13H 1BH	
Port 9			4-bit inp	out port				A0 to A3 (*3)	
P90 to P93	13 to 16	I		Other function A/D converter input port (4 lines)					

- *1 An \rightarrow Address input
- *2 Data I/O
- *3 Power for programming
- *4 Memory select input/output for data security
- *5 Output Enable input
- *6 Chip Enable input
- All of port options except the 4-bit unit pull-up resistor option of Port 0 can be specified in a bit unit.
- Port status during reset

Terminal	I/O Pull-up resistor status at selecting pull-up option
Port 0	Input Pull-up resistor OFF, ON after reset release
Port 1	Input Programmable pull-up resistor OFF
Port 7	Input Fixed pull-up resistor provided
7 m	

* AVDD and AVSS are the power supply terminals for built-in analog circuit while DVDD and DVSS are the power supply terminals for built-in digital circuit. Connect them like the following figure to reduce the mutual noise influence.



Specifications

1. Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Parar	meter	Symbol	Pins	Conditions		j	Ratings		Unit
					V _{DD} [V]	min	typ	max	
Supply v	oltage	V _{DD} max	DVDD, AVDD	DVDD = AVDD		÷0.3	A Sign	+7.0	V
Input vol	ltage	Vı(1)	• P71, 72, 73 • Port 9 • RES, HS, VS, CVIN		A A A	<i>-</i> 0.3		V _{DD} +0.3	7
Output	voltage	Vo(1)	R, G, B, BL, I, FILT			-0.3	130	V _{DD} 40.3	
		Vo(2)	PWM0 to PWM9		11	-0.3	San San	///+15	
Input/outpoutpoutpout/ voltage	put	V _{IO} (1)	Ports 0, 1, P70			≟0.3		₩ _{DD} +0.3	
High- level output	Peak output current	Іорн(1)	Ports 0, 1	Pull-up MOS transistor output At each pin		–2			mA
current		Іорн(2)	Ports 0, 1	CMOS output At each pin		44			
		Іорн(3)	R, G, B, BL, I	CMOS output Atreach pin		_5			
	Total	Σ loah(1)	Port 1	The total of all pins		-10			
	output current	Σ loah(2)	Port 0	The total of all pins		-10			
		Σ loah(3)	R, G, B, BL, I	The total of all pins	11	-15			
Low-	Peak	I _{OPL} (1)	Ports 0, 1	At each pin	1			20	
level output	output current	I _{OPL} (2)	P70	At each pin				30	
current		IOPL(3)	• R, G, B, BL, I • PWM0 to PWM9	At each pin				5	
	Total	Σ loal(1)	Port 0	The total of all pins				40	
	output current	Σ loal(2)	Port 1, P70	The total of all pins				40	
		Σ loal(3)	Ŕ, G, B, BL, I	The total of all pins				15	
		Σ loal(4)	PWM0 to PWM9	The total of all pins				30	
Maximum dissipation		Pd max	DIP52S	Ta = -30 to +70°C				430	mW
Operating temperate	g ure range	Topr				-30		+70	°C
Storage temperate	ure range	Tstg				– 55		+125	

* DVSS and AVSS must be supplied the same voltage, V_{SS} . $V_{SS} = DVSS = AVSS$ DVDD and AVDD must be supplied the same voltage, V_{DD} . $V_{DD} = DVDD = AVDD$



2. Recommended Operating Range at Ta $\,$ = $-30^{\circ}C$ to $+70^{\circ}C,~V_{SS}~=~0~V$

Parameter	Symbol	Pins	Conditions			Rating	s	Unit	
				V _{DD} [V]	min	typ	max		
Operating supply voltage range	V _{DD}	DVDD, AVDD	0.98 μs ≤ tCYC tCYC ≤ 1.02 μs		4:5		5.5	V	
Hold voltage	V _{HD}	DVDD, AVDD	RAMs and the registers hold data at HOLD mode.		2.0		5.5	7	
Input high-level	V _{IH} (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	0. 6V pd	-(A)	y VDD		
voltage	V _{IH} (2)	• Port 1 (Schmitt) • P72,73 • HS,VS	Output disable	4,5 to 5.5	0.75Vpb		VDD		
	V _{IH} (3)	P70 port input / interrupt P71 RES (Schmitt)	Output N-channel of transistor OFF	4.5 to 5.5	9 75V _{DD}	A STATE OF THE STA	V _{DD}		
	V _{IH} (4)	P70 Watchdog timer input	Output Nychannel transister OFF	4.5 to 5.5	V _{DD} -0.5		V _{DD}		
	V _{IH} (5)	Port 9 port input		4,5 to 5.5	0.7V _{DD}		V_{DD}		
Input low-level	V _{IL} (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	Vss		0.2V _{DD}		
voltage	V _{IL} (2)	• Port 1 (Schmitt) • P72,73 • HS,√S • Port 9	Output disable	4.5 to 5.5	V _{SS}		0.25V _{DD}		
	V _{IL} (3)	P70 port input / interrupt P71 RES (Schmitt)	N-channel transistor OFF	4.5 to 5.5	V _{SS}		0.25V _{DD}		
	V _{IL} (4)	P70 Watchdog timer input	N-channel transistor ØFF	4.5 to 5.5	Vss		0.6V _{DD}		
	VIL(5)	Pørt 9 port input		4.5 to 5.5	Vss		0.3V _{DD}		
CVIN input amplitude	Vcvin	CVIN		5.0	0.7		2.3	Vp-p	*
Operation cycle	tCYC(1)		OSD function	4.5 to 5.5	0.98	1	1.02	μs	
time	, tCYC(2)		Except OSD function	4.5 to 5.5	0.98		30		

^{*} Vp-p : Peak-to-peak voltage

Parameter	Symbol	Pins	Conditions			Ratings		Unit
				V _{DD} [V]	min	typ	max	
Oscillation frequency range (Note 1)	FmCF	CF1, CF2	12MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.76	12	12.24	MHz
	FmLC	LC1, LC2	14.11MHz (LC oscillation) Refer to Figure 2.	4.5 to 5.5	4	14.11	Contract of the Contract of th	No.
	FmRC		RC oscillation	4.5 to 5,5	0.4	0.8	2.0	1
Oscillation stable time period (Note 2)	tmsCF	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 3.	4.5 to 5.5		0.02	0.2	ms

- (Note 1) The oscillation constant is shown on Table 1 and Table 2.
- (Note 2) The oscillation stable time period means the time to oscillate stably after the following conditions
 - 1. Supplying voltage.
 - 2. Release the HOLD mode.
 - 3. Release stopping the main-clock oscillation.

Refer to Figure 3 for details.



3. Electrical Characteristics at $Ta = -30\,^{\circ}C~$ to $+70\,^{\circ}C$, $~V_{SS}~=~0~V$

Parameter	Symbol	Pins	Conditions			Ratings		Unit
				V _{DD} [V]	min	typ	max	
Input high-level current	Іін(1)	 Port 1 Port 0 without pull-up MOS transistor 	Output disable Pull-up MOS transistor OFF V _{IN} = V _{DD} (including the off-leak current of the output transistor)	4.5 to 5.5			1	μА
	І _{ІН} (2)	 Port 7 without pull-up MOS transistor Port 9 RES HS,VS 	V _{IN} = V _{DD}	4.5 to 5.5			A Control of the Cont	
Input low-level current	Iı∟(1)	 Port 1 Port 0 without pull-up MOS transistor 	Output disable Pull-up MOS transistor OFF V _{IN} = V _{SS} (including the off-leak current of the output transistor)	4:5 to 5:5				
	I _{IL} (2)	Port 7 without pull-up MOS transistor Port 9	V _{IN} = ₂ V _{SS}	4.5 to 5.5	_1			
	I _I ∟(3)	• <u>RES</u> • HS,VS	V _{IN} = V _{SS}	4.5 to 5.5	-1			
Output high-level voltage	V _{OH} (1)	CMOS output of Ports 0,1	J _{OH} = −1.6 mA	4.5 to 5.5	V _{DD} –1			V
	V _{OH} (2)	R, G, B, BL, I	loн ≠ –0.1 mA	4.5 to 5.5	V _{DD} -0.5			
Output low-level	Vol(1)	Ports/0,1	loL = 10 mA	4.5 to 5.5			1.5	
voltage	Vol(2)	Ports 0, 1	lou = 1.6 mA The total current of the ports 0,1 is not over 40 mA	4.5 to 5.5			0.4	
a de la companya de	Voj.(3)	• R. G. B. BL, I • PWM0 to PWM0	IoL = 30 mA The current of any unmesurement pin is not over 3 mA.	4.5 to 5.5			0.4	
	Vol.(4)	P70	I _{OL} = 1 mA	4.5 to 5.5			0.4	
Pull-up MOS transistor resistance	Rpu	Ports 0,1 Port 7	$V_{OH} = 0.9 V_{DD}$	4.5 to 5.5	13	38	80	kΩ
Output off- leakage current	JOFF	PWM0 to PWM9	V _{OUT} = 13.5 V	4.5 to 5.5			5	μА
Hysteresis voltage	Vhis	Ports 0,1 Port 7 RES HS,VS	Output disable	4.5 to 5.5		0.1 V _{DD}		V

Parameter	Symbol	Pins	Conditions			Ratings		Unit
				V _{DD} [V]	min	typ	max	
Input clamp voltage	V _{CLMP}	CVIN		5.0	2.3	2.5	2.7	٧
Pin capacitance	СР	All pins	f = 1 MHz Unmeasured input pins are set to Vss level. Ta = 25°C	4.5 to 5.5		10		pF

4. Serial Input/Output Characteristics at Ta = -30° C to $+70^{\circ}$ C, $V_{SS} = 0$

				T	· · · · · · · · · · · · · · · · · · ·		1 300	- } 		
P	aramet	er	Symbol	Pins	Conditions			Ratings	3	Unit
					11	V _{DD} [V]	min	* _ftyp	max	
		Cycle	tCKCY (1)	• SCK0	Refer to Figure 5.	4.5 to 5.5	2	<i>*</i>		tCYC
	nput clock	Low- level pulse width	tCKCY (1)	• SCLK0		4.5 to 5.5				
	dul	High- level pulse width	tCKCY (1)			4.5 to 5.5	1			
cloc		Cycle	tCKCY (2)	• SCK0 ///	• Use a pull-up	4.5 to 5.5	2			
Serial clock	Output clock	Low- level pulse width	tCKCY (2)	• SCLK0	resistor (1 kΩ) during open drafn output • Refer to Figure 5.	4.5 to 5.5		1/2tCKCY		
	Outp	High- level pulse width	tCKCY (2)			4.5 to 5.5		1/2tCKCY		
put	Data s	set-up	tlCK	SI0	Data set-up to SCK0	4.5 to 5.5	0.1			μs
Serial input	Data h time	nold	tCKI		Data hold from SCK0 rising Refer to Figure 5.	4.5 to 5.5	0.1			
output	time (Exter	t delay nal clock)	tCKO(1)	SO0	Use a pull-up resistor (1 kΩ) during open drain output.	4.5 to 5.5			7/12tCYC +0.2	μs
Serial output	time (Interr	t delay nal clock)	tEKO(2)		 Data set-up to SCK0 falling Data hold from SCK0 falling Refer to Figure 5. 	4.5 to 5.5			1/3tCYC +0.2	

5. Pulse Input Conditions at $Ta = -30^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0$ V

Parameter	Symbol	Pins	Conditions		Ratings		Unit
				V _{DD} [V]	min typ	max	
High/low level pulse width	tPIH(1) tPIL(1)	• INT0,INT1 • INT2/T0IN	Interrupt acceptableTimer0-countable	4.5 to 5.5	1/	Name of the last	tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (The noise rejection clock is selected to 1/1)	Interrupt acceptable Timer0-countable	4.5 to 5.5	2		
	tPIH(3) tPIL(3)	INT3/T0IN (The noise rejection clock is selected to 1/16)	Interrupt acceptable Timer0-countable	4.5 10,6.5	32		
	tPIL(4)	RES	Reset acceptable	4.5 to 5.5	200		μs
	tPIH(5)	HS, VS	Display position controllable Each active edge of HS, VS must be more than 1tC/C. Refer to Figure 7.	4.5 to 5.5.	10		tCYC
Rising/falling time	tTHL tTLH	HS	Refer to Figure 7.	4.5 to 5.5		500	ns
Horizontal pull-in range	FH	HS	The monitor point in Figure 10 is 1/2 V _{DD} .	4.5 to 5.5	15.23 15.73	16.23	kHz

6. A/D Converter Characteristics at $Ta = 30^{\circ}$ C to $+70^{\circ}$ C, $V_{SS} = 0$ V


Parameter	Symbol	Pins	Conditions			Ratings		Unit
				V _{DD} [V]	min	typ	max	
Resolution	N ,			4.5 to 5.5	4			bit
Absolute precision	ET 🍂		(Note 3)	4.5 to 5.5		± 1/4	± 1/2	LSB
Conversion time	tCAD /	From selecting	1 bit conversion time	4.5 to 5.5			1.96	μs
	<i>f 1</i>	Vref to resulting	= 2tCYC					
Reference current	/ IREF		(Regulate the ladder	4.5 to 5.5		1.0	2.0	mA
			resistor)					
Analog input	V _{AIN}	AN0 to AN3		4.5 to 5.5	V _{SS}		V_{DD}	V
voltage range		Ø 17						
Analog port input	Jainh		V _{AIN} = V _{DD}	4.5 to 5.5			1	μΑ
current	laine		V _{AIN} = V _{SS}	4.5 to 5.5	-1			

(Note 3) Absolute precision excepts quantizing error ($\pm 1/2$ LSB).

7. Current Dissipation Characteristics at $Ta = -30^{\circ}C$ to $+70^{\circ}C$, $~V_{SS} = 0~V$

Parameter	Symbol	Pins	Conditions		Ratings		Unit
				V _{DD} [V]	min typ	max	
Current dissipation during basic operation (Note 4)	IDDOP(1)	DVDD, AVDD	FmCF = 12 MHz Ceramic resonator oscillation FmLC = 14.11 MHz LC oscillation System clock: CF oscillation Internal RC oscillation stops	4.5 to 5.5	21	32	mA
Current dissipation in HALT mode (Note 4)	Iddhalt(1)	DVDD, AVDD	HALT mode FmCF = 12 MHz Ceramic resonator oscillation FmLC = 0 Hz (oscillation/stops) System clock: CF oscillation Internal RC oscillation stops.	4.5 to 5.5	5,	10	mA
	I _{DDHALT} (2)	DVDD, AVDD	HALT mode FmCF = 0 MHz (oscillation stops) FmLG = 0 Hz (oscillation stops) System clock : Internal RC	4.5 to 5.5	400	800	μА
Current dissipation in HOLD mode (Note 4)	I _{DDHOLD}	DVDD, AVDD	* All oscillation stops.	4.5 to 5.5	0.05	20	μА

(Note 4) The currents of the output transistors and the pull-up MOS transistors are ignored.



Oscillation type	Manufacturer	Oscillator	C1	C2
12 MHz ceramic resonator	Murata	CSA12.0MTZ	33 pF	33 pF
oscillation		CST12.0MTW	on chip	
	Kyocera	KBR-12.0M	47 pF	47 pF

^{*} Both C1 and C2 must use an K rank (±10%) and an SL characteristics.

Table 1. Ceramic Resonator Oscillation Guaranteed Constant (main-clock)

			N 49
Oscillation type	L	C3	Ç4
14.11 MHz LC oscillation	5.6 μΗ	27 pF	30 pF (Trimmer)
	4.7 μH ± 10% (Variable)	27 pH	27 pH

^{*} See Figure 11,12.

Table 2. LC Oscillation Guaranteed Constant (OSD clock)

(Notes)
Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length.
If you use other oscillators than those shown above, we provide no guarantee for the characteristics.

- Adjust the voltage of monitor point in Figure 10 to 1/2 V D to 10% by the LC oscillation constant 'L' or 'C' to lock the PLL circuit.




Figure 1 Ceramic Resonator Oscillation

Figure 2 LC Resonator Oscillation





Figure 4 Reset Circuit



No. 5550-17/20




Figure 9 CVIN Recommended Circuit





Figure 10 FILT Recommended Circuit


(Note) • Place the parts connected to the FILT terminal at the shortest pattern length possible on the board.




Requirements Prior to Mounting

Notes on Handling

- The construction of one-time microcontrollers in which the PROM is not programmed precludes Sanyo from fully testing them before they are shipped. The screening procedure described below is recommended in order to attain higher reliability after programming the PROM.
- The nature of one-time microcontrollers in which the PROM is not programmed precludes us from fully testing them by writing all of the bits. Therefore, it is not possible for us to guarantee a write yield of 100%.
- Storage in moisture-proof packaging (unopened)
 While they are still in the moisture-proof packaging, these devices should be stored at a temperature of 30°C and a humidity of no more than 70%.
- After opening the moisture-proof packaging
 These devices should be mounted and soldered as soon as possible after the moisture-proof packaging is opened. Once the
 moisture-proof packaging is opened, the devices should be stored at a temperature of 30°C and a humidity of no more than 70%
 for no more than 96 hours.
 - a. In the case of models that are programmed by the user (models that are shipped with the PROM not programmed)



b. Requirements prior to mounting for models that are programmed by Sanyo (models that are shipped with the PROM already programmed)





- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No patt of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1998. Specifications and information herein are subject to change without notice.