CMOS LSI



SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Usage Notes

When using, take notice of the followings.

(1) Differences between the LC86E4564 and the LC864500 series

Item	LC86E4564	LC864532/28/24/20/16/12/08
Operation after reset releasing	The option is specified by degrees until 3 ms after going to a 'H' level to the reset pin. The program is executed from 00H of the program counter.	The program is executed from 00H of the program counter immediately after going to a 'H' level to the reset pin.
Operating voltage range (V _{DD})	4.5 V to 6.0 V	2.5 V to 6.0 V
Operating temperature range (Topr)	+10 to +40°C	-30 to +70°C
Current drain	Refer to 'Electrical Characteristics' on the semi	onductor news

The LC86E4564 uses the program memory area of 256 bytes from 0EF00H to 0EFEFH to select the options.

• The option types of the LC86E4564

t			
Option types	Pins	, Circuits	Contents of the option
Input/output form of	Port 0	and the second	N-channel open drain output
input/output ports			2. CMOS output *1
		11 23	1. Pull-up MOS transistor provided
		- 11 <u>A</u>	2. Pull-up MOS transistor not provided *2
	Port 1	// <u>6.</u> %&	1. Input : Programmable pull-up MOS transistor
			Output : N-channel open drain
	J.	/	2. Input : Programmable pull-up MOS transistor
	a start and a start a s	⁷ ંપ _{િટ} ભાગુર્ગ	Output : CMOS
Port 7 pull-up MOS	Port 7		1. Input : No Programmable pull-up MOS transistor
transistor	and the second	*1 /	2. Input : Programmable pull-up MOS transistor
	a di di		7

*1) Specified in bit

*2) Specified in nibble unit. Pull-up MOS transistor is not provided in N-channel open drain output port.

51.16.24

(2) Option

The option data is written with the option specifying program "SU86K.EXE". The option data is linked to the program area by the linkage loader "L86K.EXE".

(3) ROM space

The LC86E4564 and LC864500 series use the program memory area of 256 bytes from 0FF00H to 0FFFFH to select the options. The program memory capacity of the series is 65280 bytes addressed on 0000H to 0FEFFH. Note that the capacity of the LC86E4564 user-available EPROM is 32768 bytes addressed on 0000H to 7FFFH, although the LC86E4564 has 65536-byte EPROM.



Writing to EPROM

(1) Create programming data for LC86E4564

Programming data for EPROM of the LC86E4564 is required.

Debugged evaluation file (EVA file) must be converted to an INTEL-HEX formatted file (HEX file) with file converter program SU86K.EXE. The HEX file is used as the programming data for the LC86E4564.

(2) How to write data to EPROM

- The LC86E4564 can be programmed by a general-purpose EPROM programmer with attachment W86EP4564D.
- Recommended EPROM programmer

Supplier	EPROM programmer
Advantest	R4945, R4944, R4943
Andou	AF-9704
AVAL	PKW-1100, PKW-3000
Minato Electronics	MODEL1890A

• "27010 (Vp-p = 12.5 V) Intel high-speed programming" mode should be adopted. The address must be set to "0 to 13FFFH" and a jumper (DASEC) must be set to 'OFF' at programming.

(3) How to use the data security function

"Data security" is the function reading to disable the EPROM data from being read out The following is the process in order to execute data security function.

- 1. Set the jumper of attachment 'ON'.
- 2. Program again. The EPROM programmer will display an error. The error means that the data security functions normally. It is not a trouble of the EPROM programmer or the LSI.

Notes

- Data security is not executed when the data of all addresses have 'FF' at sequence 2 above.
- Data security cannot be executed by programming the sequential operation "BLANK=>PROGRAM=>VERIFY" cannot be executed data security at procedure 2 above.
- Set the jumper to 'OFF' after executing data security.



- (4) How to eliminate The programming data can be erased by using the EPROM eraser.
- (5) Shielding

Because the UVEPROM (ultraviolet erasable programmable ROM) is incorporated in LC86E4564, put the seal on the window in use.

Pin Assignment



System Block Diagram



Think:

Pin Description

• Port option can be specified by bit units except the pull-up resistor selection of port 0.

Pin Description Table

r					* <u>,</u>
Pin name	Pin No.	I/O	Function description	Option	PROM mode
DVSS	9	_	Negative power supply for digital circuit	// @	All and the second seco
CF1	10	I	Input for ceramic resonator	// 623	
CF2	11	0	Output for ceramic resonator	11 600	<u> </u>
DVDD	12	_	Positive power supply for digital circuit		and the second
RES	17	I	Reset	1/ 2020/9/	
LC1	18	I	LC oscillation circuit input	<u>// «)</u>	
LC2	19	0	LC oscillation circuit output		
FILT	20	0	Filter for PLL		
AVDD	21	_	Positive power supply for analog circuit	<u> 29839 // </u>	
AVSS	22	_	Negative power supply for analog circuit		
DA0	23	I/O	DA0 output / General I/O port	<u> </u>	
DA1	24	I/O	DA1 output / General I/O port		
VS	25	I	Vertical synchronization signal input	<u> </u>	
HS	26	I	Horizontal synchronization signal input		
R	27	0	Red (R) output of RGB image output		A4 (*1)
G	28	0	Green (G) output of RGB image output		A5 (*1)
В	29	0	Blue (B) output of RGB image output	l'	A6 (*1)
BL	30	0	Fast blanking control signal Switch TV image signal		A7 (*1)
PWM0 to PWM9	31 to 40	0	PWM0 to 9 output 15 V withstand		PWM 0 to 8 : A8 to A16 (*1) PWM 9 : "L" fixed
Port 0			8-bit Input Poutput port	Pull-up resistor	
P00 to P07	45 to 52	I/O /	Input / output can be specified in nibble units	Provided/not provided	
		and the second second	HOLD release input		
		1 and 1		CMOS/Nch-OD	
			<u></u>	(in bit units)	
Port 1	. And the second		8-bit input/output port	Output format	D0 to D7 (*2)
P10 to P17	1 to 8	1/0	Input/output can be specified in bit units.	CMOS/Nch-OD	
	E. Market Stand		Other function		
A MARKAN AND A MARKAN			P11 SIO0 data input / bus input / output		
and the second			P12 SIO0 clock input / output		
A State of the second		S.S	P17 Timer 1 (PWM) output		
			er de la companya de Altre de la companya d		
		and the second sec	£		
North Contraction	- Aller			1	
	Mary Mary States	e f			
	The second	ê [*]			

LC86E4564

Pin name	Pin No.	I/O		Fu	unction De	scription			Optio	n	PROM mode
Port 7			4-bit ir	nput port				Pull-	up resisto	r	P70 : VPP (*3)
P70	41	I/O	Other	function				provided/			P71 : DASEC (*4)
P71 to P73	42 to 44	I	P70 I	NT0 input	HOLD rel	ease input/		not provided			P72 : OE (*5)
			1 1	Nch-transi	stor outpu	t for watchdog tir	mer	(in b	it units)	and the second second	P73 : CE (*6)
			P71	NT1 input	HOLD rel	ease input				and a set of the set o	
			P72	NT2 input	/timer 0 ev	/ent input					Contraction of the second s
			P73 I	NT3 input	t (noise rej	ection filter			, and a second s	an a	A CONTRACTOR OF THE OWNER OWNE
			e la	attached input/timer 0 event input)							and the second s
			Interru	upt receiver format vector address					No. 7/		
				Rise	Fall	Rise/Fall	H le	evel	L level	Vector	Sala and a sala a s
			INT0	enable	enable	disable	ena	able	enable _s .	03Н	and a state of the
			INT1	enable	enable	disable	ena	able	enable	OBH	
			INT2	enable	enable	enable	disa	able	disable	1.3H	
			INT3	enable	enable	enable	disa	able 🏾	disable	1BH	
Port 9			4-bit ir	nput port		a start	AT THE REAL PROPERTY OF	en (ME)		,	A0 to A3 (*1)
P90 to P93	13 to 16	I	Other	function			r			and the second second	
			A/D	converter	input port	(4 lines) 🥖 🥖				and the second sec	

*1 An \rightarrow Address input

*2 Data I/O

*3 Power for programming

- *4 Memory select input/output for data security
- *5 Output Enable input

*6 Chip Enable input

• All of port options except the pull-up resistor option of Port 0 can be specified in a bit unit.

2

• Port status in reset

		A C C C C C C C C C C C C C C C C C C C
Terminal	I/O	Pull-up resistor status at selecting pull-up option
Port 0	Input	Pull-up resistor OFF ON after reset release
Port 1	Input	Programmable pull-up resistor OFF
Port 7	Input 🧃	Fixed pull-up resistor provided
	£ .	

* AVDD and AVSS are the power supply terminals for the analog operation block. DVDD and DVSS are the power supply terminals for the digital operation block. Connect as shown in the following figure to reduce the noise influence.



Specifications

1. Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0$ V

Parar	meter	Symbol	Pins	Conditions		and the second	Rating	6	Unit
					V _{DD} [V]	min	typ	max	
Supply v	oltage	V _{DD} max	DVDD, AVDD	DVDD = AVDD		<i>4</i> 0.3	la l	+7:0	V
Input vol	tage	Vı(1)	• P71, 72, 73		A STATE OF	-0.3		V _{DD} +0.3	
			• Port 9		and the second sec	A TON	2 193 A	Que services	
	voltage	Vo(1)			and the second sec	- n3		V60+0 3	
	Voltage	Vo(1)	PWM0 to PWM9		Stand Stand Stand	_0.2		+15	
Input/out		V ₀ (2)	Ports 0 1 P70	and the second s			J. Contraction of the second	Vpp+0.3	
voltage	iput		DA0, 1	a start and a start and a start			and a second		
High-	Peak	Іорн(1)	Ports 0, 1	•Pull-up MOS transistor		-2	and the second s		mA
level	output			output		27 - 19 - 19 - 19	and the second sec		
output	current			• At each pin		and a second			
		Іорн(2)	Ports 0, 1 DA0, 1	•At each pin	ha _{ba}	×−4			
			R. G. B. BL	•CMOS output		-5			
			, _, _,	•At each pin	ang an				
	Total	∑I _{ОАН} (1)	Port 1	The total of all pins	and the second sec	-10			1
	output	Σl _{OAH} (2)	Port 0	The total of all pins	and sales	-10			1
	current	ΣІ _{ОАН} (3)	R, G, B, BL	The total of all pins	0	-15			1
Low-	Peak	I _{OPL} (1)	Ports 0, 1 DA0, 1	At each pin	8			20	
level	output	I _{OPL} (2)	P70	At each pin				30	
current	current	I _{OPL} (3)	• R, G, B, BL	At each pin				5	
			PWM0 to PWM9	The total of all size					
	Total	$\Sigma I_{OAL}(1)$	Port 0	The total of all pins				40	
	current	$\Sigma I_{OAL}(2)$	Port 1, P70	The total of all pins				40	
		$\Sigma I_{OAL}(3)$	R, G, B, BL	The total of all pins				15	
		$\Sigma I_{OAL}(4)$	PWM0 to PWM9					30	
Maximur	n power on	Pd max	DIC52S	, ∄ a = +10 to +40°C				600	mW
Operatin	a	Topr	an 11			10		+40	 ⊃°
temperat	ture							. 10	
range		<u>e par </u>							
Storage	. di ^{ter} ad	Tstg				-55		+150	
range	ture								
	1 6				ļ	ļ			
* DVS	S and AV	SS must be supp	wheel the same voltage,	V_{SS} . $V_{SS} = DVSS$	= AVSS				
DVD	D and AV	DD must be su	pplied the same voltage	$v_{DD}, V_{DD} = DVDI$	D = AVDD				
Contraction of the second	and the second s	A 11							

2. Recommended Operating Range at Ta = $+10^{\circ}$ C to $+40^{\circ}$ C, V_{SS} = 0 V

Parameter	Symbol	Pins	Conditions		Ratings		Unit	
				V _{DD} [V]	min	typ	max	
Operating supply voltage range	V _{DD}	DVDD, AVDD	0.98 μs ≤ tCYC tCYC ≤ 1.02 μs		4.5 		5.5	V
Hold voltage	V _{HD}	DVDD, AVDD	RAMs and the registers hold data at HOLD mode.	a second a s	2.0		5.5	7
Input high	V _{IH} (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	0. 6 √ _{DD}		V _{DD}	
voltage	V _{IH} (2)	• Port 1 (Schmitt) • P72, 73 • HS, VS	Output disable	4.5 to 5.5	0:75V _{DD}	and a second	V _{DD}	
	V _{IH} (3)	P70 port input / interrupt P71 RES (Schmitt)	Output N-channel	4.5 ≮0 5.5	0.75V _{DD}	second and a second	V _{DD}	
	V _{IH} (4)	P70 Watchdog timer input	Output N-channel transistor OFF	4.5 to 5.5	У _{DD} –0.5		V_{DD}	
	V _{IH} (5)	Port 9 DA0, 1 port input		4.5 to 5.5	0.7V _{DD}		V_{DD}	
Input low	V _{IL} (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	V _{SS}		$0.2V_{\text{DD}}$	
voltage	V _{IL} (2)	• Port 1 (Schmitt) • P72, 73 • HS, VS • Port 9	Output disable	4:5 to 5.5	V _{SS}		0.25V _{DD}	
	Vı∟(3)	P70 port input / interrupt P71 RES (Schmitt)	N-channel transistor OFF	4.5 to 5.5	Vss		0.25Vdd	
	Vı∟(4)	P70 Watchdog timer input	N-channel/transistor	4.5 to 5.5	Vss		0.6Vdd	
	V _{IL} (5)	Port 9 DA0, 1 port input	and the second sec	4.5 to 5.5	V_{SS}		$0.3V_{\text{DD}}$	
Operation	tCYC(1)	Academic /	OSD function	4.5 to 5.5	0.98	1	1.02	μs
cycle time	tCYC(2)	as //	Except OSD function	4.5 to 5.5	0.98		30	
Oscillation frequency range (Note f)	FmCF	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.76	12	12.24	MHz
and a start and a	EmLC	LC1, LG2,	14.11 MHz (LC oscillation) Refer to Figure 2.	4.5 to 5.5	14.11			
	FmRC		RC oscillation	4.5 to 5.5	0.4	0.8	3.0	
Oscillation stable time period (Note 2)	tmsCF	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 3.	4.5 to 5.5		0.02	0.2	ms

Note 1:Refer to Table 1 and Table 2 for oscillation constant.Note 2:The oscillation stable time period refers to the time it takes to oscillate stably after the following conditions.

1. Applying the first supply voltage.

Release of the HOLD mode.
 Release of the stopping of the main-clock oscillation.

3. Electrical Characteristics at Ta= +10°C to +40°C , $V_{SS} = 0 V$

Parameter	Symbol	Pins	Conditions			Ratings		Unit
				V _{DD} [V]	min	typ	max	
Input high-level current	I _{IH} (1)	Port 1 DA0, 1 Port 0 without pull-up MOS transistor	 Output disable Pull-up MOS transistor OFF V_{IN} = V_{DD} (including the off- leak current of the output transistor) 	4.5 to 5.5	A C		1	μΑ
	I _{IH} (2)	Port 7 without pull- up MOS transistor Port 9 RES HS, ∇S	VIN = VDD	4.5 to 5.5		All and a second	1	
Input low-level current	Ι _{ΙL} (1)	Port 1 DA0, 1 Port 0 without pull-up MOS transistor	 Output disable Pull-up MOS transistor OFF V_{IN} = V_{SS} (including the off leak current of the output transistor) 	4.5 to 5.5	A stand of the sta			
	I _{IL} (2)	 Port 7 without pull- up MOS transistor Port 9 	V _M = V _{SS}	4.5 to 5.5	-1			
	I _{IL} (3)	• RES • HS, VS	V _{IN} ≟ V _{SS}	4.5 to 5.5	-1			
Output high-level voltage	V _{OH} (1)	CMOS output of ports 0, 1 DA0, 1	l _{OH}	4.5 to 5.5	V _{DD} -1			V
	V _{OH} (2)	R, G, B, BL	t _{он} = –0.1 mA	4.5 to 5.5	V _{DD} -0.5			
Output low-level	V _{OL} (1)	Ports 0, 1	l _{OL} = 10 mA	4.5 to 5.5			1.5	
voltage	V _{OL} (2)	Ports 0, 1 DA0, 1	 I_{OL} = 1.6 mA The total current of the ports 0, 1 is 40 mA or less. 	4.5 to 5.5			0.4	
	V _{6L} (3)	• R. G. B. BL • PWM0 to PWM9	 IoL = 3.0 mA The current of any unmeasured pin is 3 mA or less. 	4.5 to 5.5			0.4	
and the second se	V _{OL} (4)	P70	I _{OL} = 1 mA	4.5 to 5.5			0.4	
Pull-up MOS tran- sistor resistance	Rpu	• Ports Ø, 1 • Port 7	$V_{OH} = 0.9 V_{DD}$	4.5 to 5.5	13	38	80	kΩ
Output off-leakage current	IOFE	PWM0 to PWM9	V _{OUT} = 13.5 V	4.5 to 5.5			5	μΑ
Hystéresis voltage	V _{HIS}	• Ports 0, 1 • Port 7 • RES • HS, VS	Output disable	4.5 to 5.5		0.1V _{DD}		V
Pin capacitance	СР	All pins	 f = 1 MHz Unmeasured input pins are set to V_{SS} level. Ta = 25°C 	4.5 to 5.5		10		pF

4. Serial Input/Output Characteristics at $Ta=+10^\circ C$ to $+40^\circ C$, $~V_{SS}=0~V$

1990 - 23 1990 - 23 1990 - 23

	Parar	neter	Symbol	Pins	Conditions	-		Rating	IS	Unit
						V _{DD} [V]	min	typ	max	
		Cycle	tCKCY(1)	•SCK0	Refer to Figure 5.	4.5 to 5.5	2	de partes		tCYC
	out clock	Low- level pulse width	tCKL(1)	•SCLK0		4.5 to 5.5	1.ext			
l clock	du	High- level pulse width	tCKH(1)			4.5 to 5.5	1		and the second s	¢.
eria		Cycle	tCKCY(2)	•SCK0	•Use a pull-up resistor	4.5 to 5.5	2	d 1	Start Carlos	
Se	Output clock	Low- level pulse width	tCKL(2)	• SCLK0	 (1 kΩ) during open. drain output Refer to Figure 5.4 	4.5 to 5.5		1/2tCKCX		
		High- level pulse width	tCKH(2)			4.5 to 5.5	and the second sec	1/2tCKCY		
input	Data time	a setup	tICK	SI0	•Data setup to SCK0 rising	4.5 to 5,5	0.1			μs
Serial	Data time	a hold	tCKI	and a start and a start and a start	Data hold from SCK0 rising Refer to Figure 5.	4.5 to 5.5	0.1			
output	Outp time (Exte seria	out delay ernal al clock)	tCKO(1)	SO0	 Use a pull-up resistor (1, kΩ) during open drain output. Data setup to SCK0 	4.5 to 5.5			7/12tCYC +0.2	μs
Serial out	Outp time (Inte seria	ernal al clock)	tCKO(2)		•Data hold from SCK0 falling •Refer to Figure 5.	4.5 to 5.5			1/3tCYC +0.2	

5. Pulse Input Conditions at Ta = $+10^{\circ}$ C to $+40^{\circ}$ C, V_{SS} = 0 V

Parameter	Symbol	Pins	Conditions			Rating	IS	Unit
				V _{DD} [V]	min	typ	max	
High/low level pulse width	tPIH(1) tPIL(1)	•INT0, INT1 •INT2/T0IN	 Interrupt acceptable Timer 0 pulse countable 	4.5 to 5.5	and the second second		No and a state of the second	tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (The noise rejection clock is set to 1/1)	 Interrupt acceptable Timer 0 pulse countable 	4.5 to 5.5	2			and the second second
	tPIH(3) tPIL(3)	INT3/T0IN (The noise rejection clock is set to 1/16)	 Interrupt acceptable Timer 0 pulse countable 	4,5 to 5.5	32		and a second second	
	tPIL(4)	RES	Reset acceptable	4.5 to 5.5	200		and the second	μs
	tPIH(5) tPIL(5)	HS, VS	Display position controllable <u>Each active edge of</u> HS, VS must be more than 1tCYC. Refer to Figure 7	4.546 5.5	10	and the second sec		tCYC
Rise/fall time	tTHL tTLH	HS	Refer to Figure 7	4.5 to 5.5	and the second		500	ns
Horizontal pull-in range	FH	HS	The monitor point in Figure 10 is 1/2 V _{DD} .	4.5 to 5.5	15.23	15.73	16.23	kHz

6. A/D Converter Characteristics at Ta = +10°C to +40°C, $V_{SS} = 0 V$

Parameter	Symbol	Pins	Conditions			Rating	s	Unit
	, de			V _{DD} [V]	min	typ	max	
Resolution	N start			4.5 to 5.5		4		bit
Absolute precision	E		Note 3	4.5 to 5.5		±1/4	±1/2	LSB
Conversion time	tCAD	From Vref selection	1 bit conversion time	4.5 to 5.5			1.96	μs
		to when the result is	= 2tCYC					
	1 12	produced						
Reference current		22 / /	(Regulate the ladder	4.5 to 5.5		1.0	2.0	mA
محر کھی			resistor)					
Analog input	Vain	AN0 to AN3		4.5 to 5.5	Vss		V _{DD}	V
voltage range		and the second sec						
Analog port input	IAINIH		$V_{AIN} = V_{DD}$	4.5 to 5.5			1	μA
current	Jainl		$V_{AIN} = V_{SS}$	4.5 to 5.5	-1			

Note 3: Absolute precision excepts quantizing error ($\pm 1/2$ LSB).

7. D/A Converter Characteristics at Ta = $+10^{\circ}$ C to $+40^{\circ}$ C, V_{SS} = 0 V

Parameter	Symbol	Pins	Conditions		Ratings		Unit
				Vdd [V]	min typ	max	
Resolution	NDA			4.5 to 5.5	7-7-		bit
Absolute precision	ETDA		7 bits mode (Note 4)	4.5 to 5.5	±2.0	and and and	LSB
Settling time	tSDA		(Note 5)	4.5 to 5.5	1.0	Strate International Strategy	μs
Analog input voltage range	Vaout	DA0 to DA1		4.5 to 5.5	Vss	VDD	V
Output register	RODA		(Note 6)	4.5 to 5.5	8	Art all a contract	kΩ
				and the second second	Real String for	ALC AND	

Note 4 : Absolute precision excepts quantizing error ($\pm 1/2$ LSB).

Note 5: Settling time refers to the time from when the DA conversion instruction is executed to when the analog voltage output corresponding to the digital on the specific port is generated.

Note 6 : DA data = 80H

8. Current Drain Characteristics at Ta = $+10^{\circ}$ C to $+40^{\circ}$ C , V_{SS} = 0 V

Parameter	Symbol	Pins	Conditions		J	Ratings	6	Unit
				VDD [V]	min	typ	max	
Current drain	IDDOP(1)	DVdd, AVdd	 FmCF = 12 MHz for 	4.5 to 5,5		21	32	mA
during basic			ceramic resonator					
operation (Note 7)			OSCILLATION					
		and the second	C oscillation					
		and the second se	System clock: CF					
		and the second	oscillation					
		and the second second	 Internal RC oscillation 					
			stops					
Current drain	I _{DDHALT} (1)	DV _{DD} , AV _{DD}	• HALT mode	4.5 to 5.5		5	10	mA
IN HALI mode			• FmCF = 12 MHz for					
(Note 7)	المربع. المربع		oscillation					
	and the second se		• FmLC ⊭ 0 Hz					
	and the second second		(when oscillation stops)					
	and the second		 System clock : 					
	and the second second		CF oscillation					
	1		stops					
l di			stops.	454.55		400	000	•
And the second se	IDDHALT(2)	DVDD, AVDD	HALI mode EmCE = 0 MHz	4.5 to 5.5		400	800	μΑ
and the second se		and the second sec	(when oscillation stops)					
and the second se		and the second sec	• FmLC = 0 Hz					
and the second second		and the second	(when oscillation stops)					
1 9		and the second	System clock :					
		\$ F	Internal RC					
Current drain	DDHOLD(1)	DV _{DD} , AV _{DD}	HOLD mode	4.5 to 5.5		0.05	20	μA
Note 7			• An oscillation stop.					
			I					

Note 7: The currents to the output transistors and the pull-up MOS transistors are ignored.

Oscillation type	Supplier	Oscillator	C1	C2
12 MHz ceramic resonator	Murata	CSA12.0MTZ	33 pF	33 pF
oscillation		CST12.0MTW	on chip	
	Kyocera	KBR-12.0M	47 pF	47 pF

* Both C1 and C2 must use K rank ($\pm 10\%$) and SL characteristics.

Table 1. Ceramic Resonator Oscillation Guaranteed Constants (Main clock)

Oscillation type		L	C3	C4		
14.11 MHz LC oscillation		4.7 μΗ	33 pF	45 pF (Trimmer)		
		4.7 μH ±10% (Variable)	33 pF	33 pF		

* See Figures 11 and 12 for the LC oscillation frequency characteristics.

Table 2. LC oscillation Guaranteed Constants (OSD clock)

(Notes) • Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length.

- If you use other oscillators herein, we provide no guarantee for the characteristics.
- Adjust the voltage of monitor point in Figure 10 to $1/2V_{DD}\pm 10\%$ by the LC oscillation constant 'L' or 'C' to lock the PLL circuit.





Figure 4 Reset Circuit







- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
- herein.
 Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products tail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1998. Specifications and information herein are subject to change without notice.