CMOS LSI

#### LC86E4448

## **UVEPROM** built-in 8-bit Single Chip Microcontroller

## Preliminary

NYC

### **Overview**

The LC86E4448 is a CMOS 8-bit single chip microcontroller with UVEPROM for the LC864400 series.


This microcontroller has the function and pin description of the LC864400 series mask ROM version, and the 48K-byte EPROM. The program data is rewritable. It is suitable for developing programs.

# Package Dimensions

unit : mm







# **Features**

- (1) Option switching by EPROM data The option function of the LC864400 series can be specified by the EPROM data. The functions of the trial pieces can be evaluated using mass production board.
- : 49152 bytes (for Program) (2) Internal EPROM capacity
  - 8192 x 12-bit (for Character data)

123

Internal RAM capacity 384 bytes The LC86E4448 contains 49152-byte EPROM and 386-byte RAM, each size is the maximum capacity of the LC864400 (3) Internal RAM capacity mask-ROM series. Be careful of ROM size

<i></i>		
Mask ROM version	EPROM capacity	RAM capacity
LC864448	49152 bytes	384 bytes
LC864444	45056 bytes	384 bytes
LC864440	40960 bytes	384 bytes
LC864436	36864 bytes	384 bytes
LC864432	32768 bytes	384 bytes
LC864428	28672 bytes	384 bytes
LC864424	24576 bytes	384 bytes
LC864420	20480 bytes	384 bytes
N. 1983 A. 1923 A. C.		

- (4) Operating supply voltage : 4.5 V to 5.5 V
- (5) Instruction cycle time : 0.99 µs to 366 µs
- (6) Operating temperature  $:+10^{\circ}C$  to  $+40^{\circ}C$
- (7) The pin compatible with the LC864400 series mask ROM devices

: DIC64S

(8) Applicable mask ROM version : LC864448/LC864444/LC864440/LC864436/LC864432

LC864428/LC864424/LC864420

(9) Factory shipment

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

#### **Usage Notes**

At using, take notice of the followings.

(1) A point of difference the LC86E4448 and the LC864400 series

Item	LC86E4448	LC864448/44/40/36/32/28/24/20
Operation after reset releasing	The option is specified by degrees until 3 ms after going to 'H' level to the reset to the reset terminal. The program is executed from 00H of the program counter.	The program is executed from 00H of the program counter immediately after going to H level to the reset terminal.
Operating supply voltage range (V <sub>DD</sub> )	4.5 V to 5.5 V	2.7 V to 5.5 V
Operating temperature range (Topr)	+10 to +40°C	-30 to +70°C
Power dissipation	Refer to 'electrical characteristics' on the service	conductor news


The LC86E4448 uses the program memory area of 256 bytes from FF00H to FFFFH to select the options. All options of the LC864400 series can be specified.

#### (2) Option

The option data is written with the option specifying program "SU86K.EXE". The option data is to the program area by the linkage loader "L86K.EXE".

#### (3) ROM space

The LC86E4448 and LC864400 series use the program memory area of 256 bytes from FF00H to FFFFH to select the options. The program memory capacity of the series is 49152 bytes addressed on 0000H to BFFFH.



#### Writing to EPROM

(1) Preparation

A complete evaluation (EVA) file must be converted to an INTEL-HEX formatted (HEX) file for program to the LC86E4448. An EVA2HEX.EXE can convert an EVA file to a HEX file. Program the file that converted by the EVA2HEX to the LC86E4448.

- (2) How to write data to EPROM
  - The LC86E4448 can be programmed by the EPROM programmer with attachment ; W86EP4448D
  - Recommended EPROM programmer

Supplier	EPROM programmer
Advantest	R4945, R4944, R4943
Andou	AF-9704
AVAL	PKW-1100, PKW-3000
Minato Electronics	MODEL1890A


- "27010 (Vp-p = 12.5 V) Intel high-speed programming" mode should be used. The address must be set to "0 to 13FFFH" and <u>a jumper (DASEC) must be set to 'OFF' at programming</u>.
- (3) How to use the data security function

"Data security" is the function to prevent the EPROM data/from being read out.


- The following is the process in order to execute the data security.
- 1. Set the jumper of attachment 'ON'.
- 2. Program again. The the EPROM programmer will display an error. The error indication means normal activity of data security. It does not trouble the EPROM programmer or the LSI.

Notes


- Data security is not executed when the data of all address have "FF" at procedure 2 above.
- Data security cannot be executed by programming the sequential operation "BLANK=>PROGRAM=>VERIFY" at procedure 2 above.
- · Set the jumper to 'OFF' after executing the data security.



#### **Pin Assignment**



#### System Block Diagram



#### **Pin Description**

- Port option can be specified by bit units.
- At port 0, 'Pull-up resistor provided' when specifying CMOS output. 'Pull-up resistor not provided' when specifying N-ch open drain output.
- At port 1 and 2, 'Programmable pull-up resistor provided' when specifying either CMOS or N-ch open drain output.

Pin name	Pin No.	I/O	Function description	Option	PROM mode
DVSS	11	-	Negative power supply for digital circuit	- Option	
XT1	9	-	Input pin for the crystal oscillation		
XT1 XT2	10	0	Output pin for the crystal oscillation		8 <u></u>
CF1	10	1	Input terminal for ceramic resonator		
CF2	12	0	Output terminal for ceramic resonator		
DVDD	13	-	Positive power supply for digital circuit		<u> </u>
RES	23	-	Reset terminal	and the second	Ë
LC1					
LC1 LC2	24	   0	LC oscillation circuit input terminal		
	25		LC oscillation circuit output terminal		
FILT	26	0	Filter terminal for PLL		
AVDD	27	-	Positive power supply for analog circuit		
AVSS	28	-	Negative power supply for analog circuit		
CVIN	29	1	Video signal input terminal		
VS	30		Vertical synchronization signal input terminal	de la companya de la	
HS	31	I	Horizontal synchronization signal input terminal		
I	32	0	Image intensity output		
R	33	0	Red (R) output terminal of RGB image output		
G	34	0	Green (G) output terminal of RGB image output		A5 (*1)
В	35	0	Blue (B) output terminal of RGB image output		A6 (*1)
BL	36	0	Fast blanking control signal Switch TV image signal and caption/ ØSD imåge signal		A7 (*1)
PWM0 to PWM9	37 to 46	O <sup>st</sup> and	PWM0 to 9 output terminal 15 V withstand		PWM 0 to 8 : A8 to A16 (* PWM 9 : "L" fixed
Port 0		and a set	8-bit Input/output port	Pull-up resistor	
P00 to P07	57 to 64	I/Q	Input/output can be specified in nibble units HOLD release input	Provided/not provided (in bit units)	
Å	and a second second		Interrupt input	Output Format CMOS/Nch-OD (in bit units)	
Port 1			8-bit Input/output port	Output Format	D0 to D7 (*2)
P10 to P17	1 to 8	иó	Input/output can be specified in bit units. Other function	CMOS/Nch-OD (in bit units)	
		and the second sec	P10SIO0 data outputP11SIO0 data input /bus input/outputP12SIO0 clock input/outputP17Timer 1 (PWM) output		
Port 2		1	6-bit Input/output port	Output Format	
P20 to P25	51 to 56	I/O	Input/output can be specified in bit units.	CMOS/Nch-OD (in bit units)	


#### LC86E4448

Pin name	Pin No.	I/O		Fun	ction descrip	otion	Option	PROM mode
Port 7			4-bit ir	put port			Pull-up resistor	P70 : VPP (*3)
P70	47	I/O	Other	Other function			provided/	P71 : DASEC (*4)
P71 to P73	48 to 50	I	P70 P71 P72 P73	Nch-transi INT1 input INT2 input INT3 input	/HOLD relea /timer 0 eve : (noise rejea	for watchdog timer ase input int input	not provided	P72 : OE (*5) P73 : CE (*6)
			Interru	pt receiver	format vecto	or address		_ <u>~~</u>
				Rise	Fall	Rise/Fall	H level 👢 L l	evel Vector
			INT0	enable	enable	disable	enable en	able 03H
			INT1	enable	enable	disable	enable en	able OBH
			INT2	enable	enable	enable	disable dis	able 13H
			INT3	enable	enable	enable	disab <b>le</b> dis	able 1BH
Port 9			8-bit in	put port		e de la companya de la		P90 to P93 :
P90 to P97	15 to 22	I		function converter ir	nput port (8	lines)	<u> </u>	A0 to A3 (*1)

- \*1 An  $\rightarrow$  Address input
- \*2 Data I/O
- \*3 Power for programming
- \*4 Memory select input/output for data security
- \*5 Output Enable input
- \*6 Chip Enable input
- Port status during reset

Terminal	I/O	Pull-up resistor status at selecting pull-up option
Port 0	Input	Pull-up resistor OFF, ON after reset release
Port 1,2	Input	Programmable pull-up resistor OFF
Port 7	Input	Fixed pull-up resistor provided

\*AVDD and AVSS are the power supply terminals for the analog operation block. DVDD and DVSS are the power supply terminals for the digital operation block. Connect them like the following figure to reduce the mutual noise influence.



# Specifications

# 1. Absolute Maximum Ratings at Ta = 25 $^\circ C,\,V_{SS}$ = 0 V

Param	eter	Symbol	Pins	Conditions		and the second	Ratin	gs	Unit
					Vdd [V]	min	typ	max	
Supply vo	Itage	V <sub>DD</sub> max	DVDD, AVDD	DVDD = AVDD		<i>⊾</i> –0.3	Ŵ	+7.0	V
Input volta	age	Vı(1)	• P 71,72,73 • Port 9 • RES, HS, VS, CVIN		and a state of the	-0.3		VDD+0.3	
Output vo	oltage	Vo(1)	R, G, B, BL, I, FILT		All and a second se	⊳ <b>–</b> 0. <b>3</b>		VpD+0.3	
		Vo(2)	PWM0 to PWM9			-0.3		+15 ¢	
Input/outp voltage	ut	V10(1)	Ports 0, 1, 2, P70	and the second		-0.3		V <sub>DD</sub> +0.3	
High- level output	Peak output current	Юрн(1)	Ports 0, 1, 2	<ul> <li>Pull-up MOS</li> <li>transistor output</li> <li>At each pin</li> </ul>		-2	and a second		mA
c		Іорн(2)	Ports 0, 1, 2	• CMOS/output • At each pin		A A			
		Іорн(3)	R, G, B, BL, I	CMØS output     At each pin	× //	-5			
	Total	∑I <sub>ОАН</sub> (1)	Port 1	The total of all pins		-10			
	output current	∑I <sub>ОАН</sub> (2)	Ports 0, 2	The total of all pins	and the second sec	-10			
	current	∑I <sub>ОАН</sub> (3)	R, G, B, BL, I	The total of all pins		-15			
Low-	Peak	I <sub>OPL</sub> (1)	Ports 0, 1, 2	At each pin				20	
level output	output current	I <sub>OPL</sub> (2)	P70	At each pin				30	
current	current	IOPL(3)	• R, G, B, BL, I • PWM0 to PWM9	At/each pin				5	
	Total	$\Sigma I_{OAL}(1)$	Ports 0, 2	The total of all pins				40	
	output current	$\Sigma$ IOAL(2)	Port 1, P70	The total of all pins				40	
	current	$\Sigma$ Ioal(3)	R, G, B, BL, I	The total of all pins				15	
		$\Sigma Ioal(4)$	PWM0 to PWM9	The total of all pins				30	
Maximum dissipatior	· .	Pd max	DIC64S	Ta = +10 to +40°C				720	mW
Operating temperatu		Topr	×>>//			+10		+40	°C
Storage temperatu	ire range	Tstg				-55		+150	

\* DVSS and AVSS must be supplied the same voltage, V<sub>SS</sub>. DVDD and AVDD must be supplied the same voltage, V<sub>DD</sub>.

 $V_{SS} = DVSS = AVSS$  $V_{DD} = DVDD = AVDD$ 

# 2. Recommended Operating Range at Ta = $+10^{\circ}$ C to $+40^{\circ}$ C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Pins	Conditions			Rating	s	Unit
				Vdd [V]	min	typ	max	
Operating supply voltage range	V <sub>DD</sub> (1)	DVDD, AVDD	0.97 μs ≤ tCYC ≤ 1.02 μs		4.5		5.5	V
	V <sub>DD</sub> (2)		0.97 μs ≤ tCYC ≤ 400 μs		<b>4</b> .5		5.5	No. Market
Hold voltage	Vhd	DVDD, AVDD	RAMs and the registers hold data at HOLD mode.	and a start of the	2.0		5.5	
Input high-level	V <sub>IH</sub> (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	0.6Vpp		VDD	
voltage	V <sub>IH</sub> (2)	• Ports 1, 2 (Schmitt) • <u>P72, 73</u> • HS, VS	Output disable	4.5 to 5.5	<b>0.75</b> ∨ <sub>DD</sub>	and the second	V <sub>DD</sub>	
	Vін(3)	P70 port input / interrupt     P71     RES (Schmitt)	Output N-channel	4.5 to 5.5	<b>0,7</b> 5∨ <sub>DD</sub>	and the second sec	Vdd	
	Vін(4)	P70 Watchdog timer input	Output N-channel transistor OFF	4.5 to 5.5	У <sub>DD</sub> -0.5		Vdd	
	V <sub>IH</sub> (5)	Port 9 port input	// _%	4.5 to 5.5	0.7V <sub>DD</sub>		V <sub>DD</sub>	
Input low-level	Vı∟(1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	Vss		0.2V <sub>DD</sub>	
voltage	VIL(2)	Ports 1, 2 (Schmitt)     P72, 73     HS, VS     Port 9	Output disable	4.5 to 5.5	Vss		0.25V <sub>DD</sub>	
	VIL(3)	P70 port input / interrupt     P71     RES (Schmitt)	N-channel transistor OFF	4.5 to 5.5	Vss		0.25V <sub>DD</sub>	
	VIL(4)	P70 Watchdog timer input	N-channel transistor OFF	4.5 to 5.5	Vss		0.6V <sub>DD</sub>	
	V⊫(5)	Port 9 pert input	and the second sec	4.5 to 5.5	V <sub>SS</sub>		0.3V <sub>DD</sub>	
CV <sub>IN</sub> input amplitude	Vevin	CVIN		5.0	1Vp-p –3dB	1Vp-p	1Vp-p +3dB	Vр-р
Operation	tCYC(1)	<u>ks.</u> # //	OSD function	4.5 to 5.5	0.97	1	1.02	μs
cycle time	tCYC(2)	& //	Except OSD function	4.5 to 5.5	0.97		400	

\* Vp-p : Peak-to-peak voltage

Parameter	Symbol	Pins	Conditions			Rating	IS	Unit
				Vdd [V]	min	typ	max	
Oscillation frequency range (Note 1)	FmCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.76	12	12.24	MHz
	FmCF(2)		12.08 MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.84 já	12.08	10. 10. 12.32 10. 10. 10. 10. 10. 10. 10. 10. 10. 10.	No. and Anna
	FmLC	LC1, LC2	14.11 MHz (LC oscillation) Refer to Figure 2.	4.5 to 5.5		14.11	Stand and a	
	FmRC		RC oscillation	4.5 to 5.5	0.4	0.8	3.0	
	FsXtal	XT1, XT2	32.768 kHz (crystal resonator oscillation) Refer to Figure 3.	4.5 to 5.5		32.768		kHz
Oscillation stable time period (Note 2)	tmsCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 4.	4.5 to 5.5		0.02	0.2	ms
	tmsCF(2)		12 MHz (ceramic resonator oscillation) Refer to Figure 4	4.5 to 5.5	and the second sec	0.02	0.2	
	tss Xtal	XT1, XT2	32.768 kHz (chystal resonator oscillation) Refer to Figure 4.	4.5 to 5,5		1.0	5.0	S

(Note 1) Refer to table 1, 2 and 3 for oscillation constant.

(Note 1) Refer to table 1, 2 and 3 for oscillation constant.(Note 2) The oscillation stable time period refers to the time it takes to oscillate stably after the following conditions. 

- 1. Applying the first supply voltage.

 Release of the HOLD mode.
 Release of the stopping of the main-clock oscillation. (Refer to Figure 4) 400

# 3. Electrical Characteristics at $Ta=+10^\circ C$ to $+40^\circ C$ , $\,V_{SS}=0$ V

Parameter	Symbol	Pins	Conditions			Ratings		Unit
				Vdd [V]	min	typ	max	
Input high current	lıн(1)	<ul> <li>Ports 1, 2</li> <li>Port 0 without pull-up MOS transistor</li> </ul>	• Output disable • Pull-up MOS transistor OFF • $V_{IN} = V_{DD}$ (including the off-leak current of the output transistor)	4.5 to 5.5			1	μA
	Ін(2)	<ul> <li>Port 7 without pull-up MOS transistor</li> <li>Port 9</li> <li>RES</li> <li>HS, VS</li> </ul>	VIN = VDD	4.5 to 5.5			and the second s	
Input low current	l <sub>IL</sub> (1)	<ul> <li>Ports 1, 2</li> <li>Port 0 without pull-up MOS transistor</li> </ul>	<ul> <li>Output disable</li> <li>Pull-up MQS transistor/OFF</li> <li>V<sub>IN</sub> = V<sub>SS</sub> (including the off-leak current of the output transistor)</li> </ul>	4.5 to 5.5	-1, res			
	I <sub>IL</sub> (2)	Port 7 without pull-up MOS transistor Port 9	V <sub>I</sub> N = Vss	4.5 to 5.5	-1			
	I <sub>IL</sub> (3)	• RES • HS, VS	Vin = Vss	4.5 to 5.5	-1			
Output high voltage	Vон(1)	CMOS output of Ports Ø, 1, 2	Ыон = ⊬1.0 mA	4.5 to 5.5	V <sub>DD</sub> –1			V
	Vон(2)	R, G, B, BL, I	Iон = -0.1 mA	4.5 to 5.5	V <sub>DD</sub> -0.5			
Output low	Vol(1)	Ports 0, 1, 2	lo∟ = 10 mA	4.5 to 5.5			1.5	
voltage	Vol(2)	Ports 0, 1, 2	• lot = 1.6 mA • The total current of the ports 0, 1 is 40 mA or less.	4.5 to 5.5			0.4	
مار می موجود از مان مار می موجو مراجع از مار می موجود از مار می	Vol(3)	•R. G. B. BL, I • PWM0 to PWM9	<ul> <li>I<sub>OL</sub> = 3.0 mA</li> <li>The current of any unmesured pin is 3 mA or less.</li> </ul>	4.5 to 5.5			0.4	
and the second	Vol.(4)	<b>P</b> 70	I <sub>OL</sub> = 1 mA	4.5 to 5.5			0.4	
Pull-up MOS transistor resistance	Rpu	• Ports 0, 1, 2 • Port 7	V <sub>OH</sub> = 0.9 V <sub>DD</sub>	4.5 to 5.5	13	38	80	kΩ
Output off-leakage current	loff	PWM0 to PWM9	Vout = 13.5 V	4.5 to 5.5			5	μA
Hysteresis voltage	VHIS	Ports 0, 1, 2     Port 7     RES     HS,VS	Output disable	4.5 to 5.5		0.1V <sub>DD</sub>		V

Parameter	Symbol	Pins	Conditions		Ratings			Unit
				Vdd [V]	min	typ	max	
Input clamp voltage	VCLMP	CVIN		5.0	2.3	2.5	2.7	V
Pin capacitance	СР	All pins	<ul> <li>f = 1 MHz</li> <li>Unmeasured input pins are set to Vss level.</li> <li>Ta = 25°C</li> </ul>	4.5 to 5.5	and a second second	10		pF

#### 4. Serial Input/output Characteristics at Ta = $+10^{\circ}$ C to $+40^{\circ}$ C All and a series of the series

	_		<u> </u>				9 83	a fi		
	Param	neter	Symbol	Pins	Conditions		Ĵ	Rating	js	Unit
	1	1				Voo [V]	min	typ	max	
		Cycle	tCKCY(1)	• SCK0	Refer to Figure 6	4.5 to 5.5	2			tCYC
	Input clock	Low- level pulse width	tCKL(1)	• SCLK0						
Serial clock	<u> </u>	High- level pulse width	tCKH(1)	and a start of the	G /		1			
eria		Cycle	tCKCY(2)	• SCK0	• Use a pull-up 🖉	4.5 to 5.5	2			
Se	Output clock	Low- level pulse width	tCKL(2)	• SCLK0	resistor (1 kΩ) when open drain output • Refer to Figure 6.			1/2tCKCY		
		High- level pulse width	tCKH(2)		and the second sec			1/2tCKCY		
nput	Data time	set-up	tłCK	SIO	<ul> <li>Data set-up to SCK0 rising</li> </ul>	4.5 to 5.5	0.1			μs
Serial input	Data time	hold	tCKI		<ul> <li>Data hold from SCK0 rising</li> <li>Refer to Figure 6.</li> </ul>		0.1			
putput	Output delay tCKO time (External serial clock)		1CKQ(1)	SOO, John Soo John	<ul> <li>Use a pull-up resistor (1 kΩ) when open drain output</li> </ul>	4.5 to 5.5			7/12tCYC +0.2	
Seriakoutput	time (Exte	ut delay rnal clock)	tCKO(2)		<ul> <li>Data set-up to SCK0 falling</li> <li>Data hold from SCK0 falling</li> <li>Refer to Figure 6.</li> </ul>	4.5 to 5.5			1/3tCYC +0.2	

5.	Pulse Input	Conditions at Ta =	+10°C to +40	°C,	$V_{SS} = 0 V$
----	-------------	--------------------	--------------	-----	----------------

Parameter	Symbol	Pins	Conditions			Rating	gs	Unit
				Vdd [V]	min	typ	max	
High/low-level pulse width	tPIH(1) tPIL(1)	• INT0,INT1 • INT2/T0IN	<ul> <li>Interrupt acceptable</li> <li>Timer/counter</li> <li>0 pulse countable</li> </ul>	4.5 to 5.5	1.000		and the second	tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (The noise rejection clock is set to 1/1)	<ul> <li>Interrupt acceptable</li> <li>Timer/counter</li> <li>0 pulse countable</li> </ul>	4.5 to 5.5	2			and the second sec
	tPIH(3) tPIL(3)	INT3/T0IN (The noise rejection clock is set to 1/16)	<ul> <li>Interrupt acceptable</li> <li>Timer/counter</li> <li>0 pulse countable</li> </ul>	4.5 to 5.5	32.	an de	and the second sec	
	tPIL(4)	RES	Reset acceptable	4.5 to 5.5	200		e and a second	μs
	tPIH(5) tPIL(5)	HS, VS	Display position controllable Each active edge of HS, VS must be more than 1tCYC Refer to Figure 8.	4.516 5.5	10	and and a second second		tCYC
Rise/fall time	tTHL tTLH	HS	Refer to Figure 8	4.5 to 5.5	and the second se		500	ns
Horizontal pull-in range	FH	HS	The monitor point in figure 11 is 1/2 V <sub>DD</sub> .	4.5 to 5.5	15.23	15.73	16.23	kHz

# 6. A/D Converter Characteristics at Ta = $\pm 10^{\circ}$ C to $\pm 40^{\circ}$ C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Pins	Ćonditio	าร		Rating	15	Unit
	<i>cy</i>			V <sub>DD</sub> [V]	min	typ	max	<b>C</b> int
Resolution	j.			4.5 to 5.5		5		bit
Absolute precision	a de la companya de la		(Note 3)	4.5 to 5.5		±1/4	±3/4	LSB
Conversion time	tCAD	From Vief selection to when the result is produced.	1 bit conversion time = 2tCYC	4.5 to 5.5		2		μs
Reference current	IREF	3//	(Regulate the ladder resistor)	4.5 to 5.5		1.0	2.0	mA
Analog input	Van	ANO to AN7		4.5 to 5.5	V <sub>SS</sub>		V <sub>DD</sub>	V
Analog port input	<b>J</b> AINH	and the second	$V_{AIN} = V_{DD}$	4.5 to 5.5			1	μΑ
current	LAINE		V <sub>AIN</sub> = V <sub>SS</sub>	4.5 to 5.5	-1			

(Note 3) Absolute precision excepts quantizing error  $(\pm 1/2 \text{ LSB})$ .

# 7. Current Drain Characteristics at Ta = +10°C to +40°C , $V_{SS} = 0 V$

Parameter	Symbol	Pins	Conditions			Ratings		
				V <sub>DD</sub> [V]	min	typ	max	
Current drain during basic operation (Note 4)	Iddop(1)	DVDD, AVDD	<ul> <li>FmCF = 12 MHz or FmCF = 12.08 MHz when ceramic resonator oscillation</li> <li>FsXtal = 32.768 kHz when crystal oscillation</li> <li>FmLC = 14.11 MHz when LC oscillation</li> <li>System clock : CF oscillation</li> <li>Internal RC oscillation stops</li> </ul>	4.5 to 5.5		25	38	mA
	Iddop(2)		<ul> <li>FmCF = 0 Hz (when oscillation stops)</li> <li>FmLC = 0 Hz (when oscillation stops)</li> <li>FsXtal = 32.768 kHz when crystal oscillation</li> <li>System clock : LC oscillation</li> <li>Internal RC oscillation stops</li> </ul>	4.510 5.5		and the second s	16	
Current drain in halt mode (Note 4)	Iddhalt(1)	DVDD, AVDD	<ul> <li>HALT mode</li> <li>FmCF = 12 MHz or FmCF = 12.08 MHz when eramic resonator oscillation</li> <li>FmLC = 0 Hz (when oscillation stops)</li> <li>FsXtal = 32:768 kHz when crystal oscillation</li> <li>System clock : CF oscillation</li> <li>Internal RC oscillation stops</li> </ul>	4.5 to 5.5		5	10	mA
and the second second	IDDHALT(2)	DVDD, AVDD	<ul> <li>HALT mode</li> <li>FmCF= 0 Hz (when oscillation stops)</li> <li>FmLC = 0 Hz (when oscillation stops)</li> <li>FsXtal = 32.768 kHz when crystal oscillation</li> <li>System clock : Internal RC</li> </ul>	4.5 to 5.5		400	1600	μΑ
	ADDHALT(3)		<ul> <li>FmCF = 0 Hz (when oscillation stops)</li> <li>FmLC = 0 Hz (when oscillation stops)</li> <li>FsXtal = 32.768 kHz when crystal oscillation</li> <li>System clock : LC oscillation</li> <li>Internal RC oscillation stops</li> </ul>	4.5 to 5.5		25	100	
Current drain in hold mode (Note 4)	роного	DVDD, AVDD	<ul><li>HOLD mode</li><li>All oscillation stop</li></ul>	4.5 to 5.5		0.05	30	μA

(Note 4) The currents into the output transistors and the pull-up MOS transistors are ignored.

Oscillation type	Supplier	Oscillator	C1	C2	
12 MHz ceramic resonator	Murata	CSA12.0MTZ	33 pF	33 pF	
oscillation		CST12.0MTW	on chip		
	Kyocera	KBR-12.0M	33 pF	33 pF	1
12 MHz ceramic resonator	Murata	CSA12.0MTZ021	33 pF	33 pF	
oscillation		CST12.0MTW021	on	chip	
	Kyocera	KBR-12.08M	33 pF	33 pF	

\* Both C1 and C2 must use K rank (±10%) and SL characteristics.

#### Table 1. Ceramic Resonator Oscillation Guaranteed Constant (main-clock)

			E A L
Oscillation type	L	C3	C4
14.11MHz LC oscillation	4.7 μH	33 pF	45 pF (Trimmer)
	4.7 μH±10% (Variable)	33 pF	33 pF

\* See Figures 12 and 13.


#### Table 2. LC Oscillation Guaranteed Constant (OSD clock)


			// «%		all all a
Oscillation type	Supplier	Oscillator	C5	C6	Rd
32.768 MHz crystal oscillation	Seiko Epson	C-002RX	10 pF	10 pF	0Ω

\* Both C5 and C6 must use J rank (±5%) and CH characteristics. For the application which does not require the accurate oscillation, use K rank (±10%) with SL characteristics.

# Table 3. Crystal Oscillation Guaranteed Constant (sub-clock)

- (Notes) Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length.
  - If you use other oscillators herein, we provide no guarantee for the characteristics.
  - Adjust the voltage of monitor point in Figure 11 to 1/2V<sub>DD</sub>±10% by the LC oscillation constant 'L' or 'C' to lock the PLL circuit.











<AC timing point >







Any and all SANYO products described or contained perein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications. SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum fatings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment. SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. ■ In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only : it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1998. Specifications and information herein are subject to change without notice.