



# 8-bit Single Chip Microcontroller

# **Preliminary**

#### **Overview**


The LC86E4332 is a CMOS 8-bit single chip microcontroller with UVEPROM for the LC864300 series.

This microcontroller has the function and the pin description of the LC864300 series mask ROM version, and the 32K-byte EPROM. The program data is rewritable. It is suitable for developing programs.

# Package Dimensions

unit: mm

#### 3225-DIC528



#### **Features**

(1) Option switching by EPROM data

The option function of the LC864300 series can be specified by the EPROM data. The functions of the trial pieces can be evaluated using the mass production board.

(2) Internal EPROM capacity

32768 bytes (For program).

(3) Internal RAM capacity

16384 × 12 bits (For character) 384 bytes

Mask ROM version	PROM capacity	RAM capacity	
LC864332	32512 bytes	384 bytes	
LC864328	28672 bytes	384 bytes	
LC864324	24576 bytes	384 bytes	
LC864320	20480 bytes	384 bytes	
LC864316	16384 bytes,	384 bytes	
LC864312	12288 bytes	384 bytes	
	1 386 S		

(4) Operating supply voltage

4.5 V to 5.5 V

(5) Instruction cycle time

: 0.99 µs to 40 µs

(6) Operating temperature

:  $+10^{\circ}$ C to  $+40^{\circ}$ C

(7) The pin and the package compatible with the LC864300 series mask ROM version.

(8) Applicable mask ROM version

: LC864332/LC864328/LC864324/LC864320/LC864316/LC864312

(9) Factory shipment

: DIC52S

#### **Notice for Use**

When using, take notice of the followings.

#### (1) Differences between the LC86E4332 and the LC864300 series

Items	LC86E4332	LC864332/28/24/20/16/12			
Operation after reset releasing	The option is specified by degrees until 3 ms after going to a 'H' level to the reset terminal. The program is executed from 00H of the program counter.	The program is executed from 00H of the program counter immediately after going to a 'H' level to the reset terminal.			
Operating supply voltage range (V <sub>DD</sub> )	4.5 V to 5.5 V	4.5 V to 5.5 V			
Operating temperature range (Topr)	+10 to +40°C	-30 to +70°C			
Power dissipation	Refer to 'electrical characteristics' on the semiconductor news.				


Port configurations of LC86E4332 and LC864332/28/24/20/16/12 are identical during the reset operation. The LC86E4332 uses the program memory area of 256 bytes from JE00H to JEFFE to select the options. All LC86E4332 series' options can be specified with this configuration.

#### (2) Option

The option data is written with the option specifying program "SU86K.EXE". The option data is linked to the program area by the linkage loader "L86K.EXE".

#### (3) ROM space

The LC86E4332 and LC864300 series use the program memory area of 256 bytes from 7F00H to 7FFFH to select the options. The program memory capacity of this series is, at most, 32512 bytes addressed on 0000H to 7EFFH.



#### How to Use

(1) Create a programming data for LC86E4332

Programming data for EPROM of the LC86E4332 is required.

Debugged evaluation file (EVA file) must be converted to an INTEL-HEX formatted file (HEX file) with the file converter program EVA2HEX.EXE. The HEX file is used as the programming data for the LC86E4332.

(2) How to program for the EPROM

The LC86E4332 can be programmed by the EPROM programmer with attachment W86EP4164D

· Recommended EPROM programmer

Manufacturer	EPROM programmer
Advantest	R4945, R4944, R4943
Andou	AF-9704
AVAL	PKW-1100, PKW-3000
Minato electronics	MODEL1890A

- "27010 (Vpp = 12.5 V) Intel high speed programming" mode should be adopted.
- A jumper (DASEC) must be set to 'OFF' at programming.
- There are two ways to program the data of the hexa-decimal file described above into the EPROM of the LC86E4332.
  - 1. How to program the program and the character data individually.
    - First, the hexa-decimal data of 00h to 07FFFh is programmed into the address 00h to 07FFFh of the EPROM.

Next, write the hexa-decimal data for character addressed 100000 to 17FFFh into the address of 10000h to 17FFFh.

2. How to program the program and the character data simultaneously.

First, copy the program data addressed from 00h to 07FFFh into the addresses 8000h to 0FFFFh with an EPROM programmer.

Next, write the data of 00h to 17FFFh into the EPROM of the LC86E4332

An error will occur when the hexa-decimal data generated by the EVA2HEX program is programmed to the EPROM of the LC86E4332 directly.

(3) How to use the data security function


"Data security" is the function to disable the EPROM data from being read out.

The following is the process in order to execute data security function.


- 1. Set the jumper of attachment 'ON'.
- 2. Program again. The EPROM programmer will display an error. The error means that the data security functions normally. It is not a trouble of the EPROM programmer or the LSI.

#### Notes


- Data security is not executed when the data of all address have 'FF' at sequence 2 above.
- Data security cannot be executed by programming the sequential operation "BLANK=>PROGRAM=>VERIFY" at procedure 2 above.
- Set the jumper to 'OFF after executing the data security.



## **Pin Assignment**



# **System Block Diagram**



# **Pin Description**

- Port option can be specified by bit units.
- At port 0, 'Pull-up resistor provided' when specifying CMOS output. 'Pull-up resistor not provided' when specifying N-ch open drain output.
- At port 1, 'Programmable pull-up resistor provided' when specifying either CMOS or N-ch open drain output.

## Pin Description Table

				/_/	April 1984
Pin name	Pin No.	I/O	Function description	Option	PROM mode
DVSS	9	_	Negative power supply for digital circuit	1/ 97 1	
CF1	10	I	Input terminal for ceramic resonator		A A A A A A A A A A A A A A A A A A A
CF2	11	0	Output terminal for ceramic resonator		
DVDD	12	_	Positive power supply for digital circuit		1
RES	17	I	Reset terminal		
LC1	18	I	LC oscillation circuit input terminal		
LC2	19	0	LC oscillation circuit output terminal		
FILT	20	0	Filter terminal for PLL		
AVDD	21	_	Positive power supply for analog circuit	W John Jack	
AVSS	22	_	Negative power supply for analog circuit		
CVIN	23	I	Video signal input terminal	J. J. S. Carrier and Carrier a	
VS	24	I	Vertical synchronization signal input terminal		
HS	25	I	Horizontal synchronization signal input terminal		
1	26	0	Image intensity output		
R	27	0	Red (R) output terminal of RGB image output		A4 (*1)
G	28	0	Green (G) output terminal of RGB image output		A5 (*1)
В	29	0	√Blue (B) output terminal of RGB image output		A6 (*1)
BL	30	0	Fast blanking control signal Switch TV image signal and caption/OSD image signal		A7 (*1)
PWM0 to PWM9	31 to 40	6	PWM0 to 9 output terminal 15 V withstand		PWM0 to 8 : A8 to A16 (*1) PWM9 : "L" fixed
Port 0			8-bit Input/output port	Pull-up resistor	
P00 to P07	45 to 52	i/O.	input/output/can be specified in nibble units	Provided/not provided	
			HOLD release input Interrupt input	(in bit units) Output Format	
	l .com		The fact of the fa	CMOS/Nch-OD	
				(in bit units)	
Port 1			8-bit Input/output port	Output Format	D0 to D7 (*2)
P10 to ₱17	1 to 8	I/O /	Input/output can be specified in bit units. Other function	CMOS/Nch-OD (in bit units)	
{4 <u></u>				( bit dimo)	
A STATE OF THE PARTY OF THE PAR			P10   SIO0 data output   P11   SIO0 data input /bus input/output		
Control of the Control			P12 SIO0 clock input/output		
		<i>(</i>	P17 Timer 1 (PWM) output		


Pin name	Pin No.	I/O		Function Description			Option	PROM mode
Port 7 P70	41	I/O		nput port function			Pull-up resistor provided/	P70 : VPP (*3) P71 : DASEC (*4)
P71 to P73	42 to 44	I	P70				not provided (in bit units)	P72 : OE (*5) P73 : CE (*6)
			P72 P73	INT2 input/	timer 0 ever (noise reject put/timer 0	nt input tion filter event input		
				Rise	Fall	Rise/Fall	H level L level	Vector
			INT0	enable	enable	disable 🎾	enable enable	03H
			INT1	enable	enable	disable,	enable enable	/0BH
			INT2	enable	enable	enable	disable disable	13H
			INT3	enable	enable	enable	disable disable	1BH
Port 9 P90 to P93	13 to 16	I	Other	nput port functions inverter inpu	t port (4 fine	es)	External RGB inpu	ut A0 to A3 (*3)

<sup>\*1</sup> An  $\rightarrow$  Address input

#### · Port status in reset

Terminal	I/O	Pull-up resistor state at selecting pull-up option
Port 0	Input	Pull-up resistor OFF, QN after reset release
Port 1	Input	Programmable pull-up resistor ØFF
Port 7	Input	Fixed pull-up resistor provided

\* AVDD and AVSS are the power supply terminals for the analog operation block. DVDD and DVSS are the power supply terminals for the digital operation block. Connect as shown in the following figure to reduce the mutual noise influence.



<sup>\*2</sup> Data I/O

<sup>\*3</sup> Power for programming

<sup>\*4</sup> Memory select input/output for data security

<sup>\*5</sup> Output Enable input

<sup>\*6</sup> Chip Enable input

# **Specifications**

# 1. Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0$ V

Paran	neter	Symbol	Pins	Conditions		Á	Ratings	;	Unit
					V <sub>DD</sub> [V]	min	týp	max	
Supply vo	oltage	V <sub>DD</sub> max	DVDD, AVDD	DVDD=AVDD		<del>√</del> 0.3	/this	+7.0	V
Input voltage		V <sub>I</sub> (1)	• P71, 72, 73 • Port 9 • RES,HS,VS,CVIN			<del>-</del> 0.3		V <sub>DD</sub> +0.3	1
Output voltage		Vo(1)	R, G, B, BL, I, FILT		11	-0.3	5.7	Vpb+0.3	
		Vo(2)	PWM0 to PWM9		11 3	-0.3	30,5	<i>// /</i> +15	
Input/outpolicy	put	Vio	Ports 0, 1, P70			-0.3		V <sub>DD</sub> +0.3	
High- level output current	Peak output current	I <sub>OPH</sub> (1)	Ports 0, 1	Pull-up MOS transistor output  At each pin		<u>-</u> 2	A de de la companya d		mA
		Іорн(2)	Ports 0, 1	CMOS output     At each pin		4	f		
		I <sub>OPH</sub> (3)	R, G, B, BL, I	CMOS output     At each pin		_5			
	Total	$\Sigma$ loah(1)	Port 1	The total of all pins	11	-10			
	output current	∑loah(2)	Port 0	The total of all pins		-10			
		$\Sigma$ loah(3)	R, G, B, BL, I	The total of all pins	[[	-15			
Low-	Peak	I <sub>OPL</sub> (1)	Ports 0, 1	At each pin				20	
level output	output	I <sub>OPL</sub> (2)	P70	At each pin				30	
current	Garrent	IOPL(3)	• R, G, B, BL, I • PWM0 to PWM9	At each pin				5	
	Total	$\Sigma$ loal(1)	Port 0.	The total of all pins				40	
	output	$\Sigma$ I <sub>OAL</sub> (2)	Port 1, P70	The total of all pins				40	
	Carron	$\Sigma$ loal(3)	R, G, B, BL, I	The total of all pins				15	
		$\Sigma$ loal(4)	PWM0 to PWM9	The total of all pins				30	
Maximum dissipatio		Pd max	DIC52S	Ta = +10 to +40°C				430	mW
Operating temperat	g ure range	Topr				+10		+40	°C
Storage temperat	ure range	Tstg				<b>–</b> 55		+125	

\*DVSS and AVSS must be supplied the same voltage, Vss. DVDD and AVDD must be supplied the same voltage, Vpd.

 $V_{SS} = DVSS = AVSS$  $V_{DD} = DVDD = AVDD$ 

# 2. Recommended Operating Range at $Ta=+10^{\circ}C$ to $+40^{\circ}C,~V_{SS}=0~V$

Parameter	Symbol	Pins	Conditions		Ratings			Unit
				V <sub>DD</sub> [V]	min	typ	max	
Operating supply voltage range	$V_{DD}$	DVDD, AVDD	$0.97 \ \mu s \le tCYC$ $tCYC \le 1.02 \ \mu s$		4,5		5.5	V
Hold voltage	V <sub>HD</sub>	DVDD, AVDD	RAMs and the registers hold data at HOLD mode.		2.0		5.5	7
Input high-level	V <sub>IH</sub> (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	0.6∀ <sub>DD</sub>		″ √pď	
voltage	V <sub>IH</sub> (2)	• Port 1 (Schmitt) • <u>P72, 73</u> • HS, VS	Output disable	4.5 to 5.5	0.75Vpb		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	• P70 port input / interrupt • P71 • RES (Schmitt)	Output N-channel transistor OFF	4.5 to 5.5	0.75¥∌b		V <sub>DD</sub>	
	V <sub>IH</sub> (4)	P70     Watchdog timer     input	Output N-chamnel transistor OFF	4.5 to 5.5	V <sub>DD</sub> =0. <b>5</b>		V <sub>DD</sub>	
	V <sub>IH</sub> (5)	Port 9 port input		4.5 to 5.5	0.7V <sub>DD</sub>		V <sub>DD</sub>	
Input low-level	V <sub>IL</sub> (1)	Port 0 (Schmitt)	Qutput disable	4.5 to 5.5	Vss		0.2V <sub>DD</sub>	
voltage	V <sub>IL</sub> (2)	• Port 1 (Schmitt) • P72, 73 • HS, VS • Port 9	Output disable	4.5 to 5.5	Vss		0.25V <sub>DD</sub>	
	V <sub>IL</sub> (3)	P70 port input / interrupt P71 RES (Schmitt)	N-channel transistor OFF	4.5 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
	V <sub>IL</sub> (4)	• P70 .Watchdog timer input	N-channel transistor OFF	4.5 to 5.5	V <sub>SS</sub>		0.6V <sub>DD</sub>	
	VIL(5)	Port 9 port input		4.5 to 5.5	Vss		0.3V <sub>DD</sub>	
CVIN input amplitude	Vovin	evin /		5.0	1Vp-p –3dB	1Vp-p	1Vp-p +3dB	Vp-p
Operation cycle	//tCYC(1)		OSD function	4.5 to 5.5	0.97	1	1.02	μs
time	tCYC(2)		Except OSD function	4.5 to 5.5	0.97		40	

<sup>\*</sup> Vp-p : Peak-to-peak voltage

Parameter	Symbol Pins		Conditions			Unit		
				V <sub>DD</sub> [V]	min	typ	max	
Oscillation frequency range (Note 1)	FmCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.76	12	12.24	MHz
	FmCF(2)		12.08 MHz (ceramic resonator oscillation) Refer to Figure 1.		11.84	12.08	42.32	To Barbara
	FmLC	LC1, LC2	14.11 MHz (LC oscillation) Refer to Figure 2.	4.5 to 5.5		14.11		
	FmRC		RC oscillation	4.5 to 5.5	0.4	0.8	3.0	
Oscillation stable time period (Note 2)	tmsCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation)	4,5 to 5.5		0.02	0.2	ms
	tmsCF(2)		12.08 MHz (ceramic resonator oscillation) Refer to Figure 3.			,0,02	0.2	

- (Note  $\ 1$ ) Refer to Table 1 and Table 2 for oscillation constant.
- (Note 2) The oscillation stable time period refers to the time it takes to oscillate stably after the following conditions.
  - 1. Applying the first supply voltage.
  - 2. Release of the HOLD mode.
  - 3. Release of the stopping of the main-clock oscillation. Refer to Figure 3 for details.



# 3. Electrical Characteristics at $Ta=+10^{\circ}C$ to $+40^{\circ}C$ , $~V_{SS}=0~V$

Parameter	Symbol	Pins	Conditions			Ratings	3	Unit
				V <sub>DD</sub> [V]	min	typ	max	
Input high-level current	Ін(1)	Port 1 Port 0 without pull-up MOS transistor	Output disable Pull-up MOS transistor OFF V <sub>IN</sub> = V <sub>DD</sub> (including the off-leak current of the output transistor)	4.5 to 5.5			1	μΑ
	І <sub>ІН</sub> (2)	Port 7 without pull-up MOS transistor Port 9 RES HS,VS	VIN = VDD	4.5 to 5.5				
Input low-level current	I <sub>IL</sub> (1)	Port 1 Port 0 without pull-up MOS transistor	Output disable     Pull-up MØS     transistor ØFF     VIN = ∜ss     (including the off-leak current of the output transistor)	4.5 to 5.5				
	I <sub>1</sub> ∟(2)	Port 7 without pull-up MOS transistor     Port 9	V <sub>IN</sub> = V <sub>SS</sub>	4.5 to 5.5	-1			
	I <sub>IL</sub> (3)	• RES • HS,VS	Vin ≠ Vss	4.5 to 5.5	-1			
Output high-level voltage	Vон(1)	CMOS output of ports 0, 1	lон = −1.0 m <i>A</i> r	4.5 to 5.5	V <sub>DD</sub> –1			V
	Vон(2)	R, G, B, BL, I	Iон = −0.1 mA	4.5 to 5.5	V <sub>DD</sub> -0.5			
Output low-level	Vol(1)	Ports 0, 1	I <sub>OL</sub> = 10 mA	4.5 to 5.5			1.5	
voltage	Vol(2)	Ports Ø, 1	• lot = 1.6 mA  The total current  of the ports 0, 1 is  40 mA or less.	4.5 to 5.5			0.4	
gard of the state	VoL(3)	*R, G, B, BL, I	IoL = 3.0 mA     PWM0 to PWM9     The current of any unmeasured pin is 3 mA or less.	4.5 to 5.5			0.4	
A Part of the second	V <sub>OL</sub> (4)	P70 / /	I <sub>OL</sub> = 1 mA	4.5 to 5.5			0.4	
Pull-up MOS tran- sistor resistance	Rpu	• Ports 0, 1	V <sub>OH</sub> = 0.9V <sub>DD</sub>	4.5 to 5.5	13	38	80	kΩ
Output off-leakage current	fore	PWM0 to PWM9	V <sub>OUT</sub> = 13.5 V	4.5 to 5.5			5	μА
Hysteresis Voltage	VHS	• Ports 0, 1 • Port 7 • RES • HS, VS	Output disable	4.5 to 5.5		0.1V <sub>DD</sub>		V

Parameter	Symbol	Pins	Conditions			Ratings		
				V <sub>DD</sub> [V]	min	typ	max	
Input clamp voltage	VCLMP	CVIN		5.0	2.3	2.5	2.7	V
Pin capacitance	СР	All pins	f = 1 MHz     Unmeasured terminals for the input are set to Vss level.     Ta = 25°C	4.5 to 5.5		10		pF

# 4. Serial Input/Output Characteristics at $Ta = +10^{\circ} C$ to $+40^{\circ} C$ , $V_{SS} = 0$ V

Parameter		eter	Symbol	Pins	Conditions			Ratings		Unit
						VDD [V]	min	typ	max	
		Cycle	tCKCY(1)	• SCK0	Refer to Figure 5.	4.5 to 5.5	2			tCYC
	Input clock	Low- level pulse width	tCKL(1)	• SCLK0						
Serial clock	dul	High- level pulse width	tCKH(1)	, de			1			
eria		Cycle	tCKCY(2)	• SCK0	• Use a pull-up resistor	4.5 to 5.5	2			
Ō	Output clock	Low- level pulse width	tCKL(2)	• SCLK0	(1 kΩ) when open drain output • Refer to Figure 5.			1/2tCKCY		
	Outp	High- level pulse width	tCKH(2)					1/2tCKCY		
nput	Data time	a set-up	tICK	• SIQ	Data set-up to	4.5 to 5.5	0.1			μs
Serial input	Data hold time		tCKI		<ul><li>Data hold from SCK0 rising</li><li>Refer to Figure 5.</li></ul>	4.5 to 5.5	0.1			
Serial output	time (Ext	time (External serial clock)  Output delay tCKO(2) (Internal time (Internal time time time time time time time time		*soo	Data set-up to SCK0	4.5 to 5.5			7/12tCYC +0.2	μs
Serial	time (Inte			Data hold from SCK0	4.5 to 5.5			1/3tCYC +0.2		

# 5. Pulse Input Conditions at $Ta = +10^{\circ}C$ to $+40^{\circ}C$ , $V_{SS} = 0$ V

Parameter	Symbol	Pins	Conditions		Ratings			Unit
				V <sub>DD</sub> [V]	min	typ	max	
High/low level pulse width	tPIH(1) tPIL(1)	• INT0, INT1 • INT2/T0IN	Interrupt acceptable     Timer0-countable	4.5 to 5.5			No Antigorous Co	tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (The noise rejection clock is set to 1/1)	Interrupt acceptable     Timer0-countable	4.5 to 5.5	2			
	tPIH(3) tPIL(3)	INT3/T0IN (The noise rejection clock is set to 1/16)	Interrupt acceptable     Timer0-countable	4.5 to 5.5	32		A September 1	
	tPIL(4)	RES	Reset acceptable	4.5 to 5.5	200			μs
	tPIH(5) tPIL(5)	HS, VS	Display position controllable Each active edge of HS, VS must be more than 1tC/C. Refer to Figure 7.	4.5 to 5.5	10	A STATE OF THE STA		tCYC
Rising/falling time	tTHL tTLH	HS	Refer to Figure 7.	<b>4</b> .5 to 5.5			500	ns
Horizontal pull-in range	FH	HS	The monitor point in Figure 10 is 1/2 Vpp.	4.5 to 5.5	15.23	15.73	16.23	kHz

# 6. A/D Converter Characteristics at Ta = $+10^{\circ}$ C to $+40^{\circ}$ C, $V_{SS} = 0$ V

Parameter	Symbol	Pins	Conditions			Ratings	3	Unit
		// %		V <sub>DD</sub> [V]	min	typ	max	
Resolution	N			4.5 to 5.5		5		bit
Absolute precision	ET		(Note 3)	4.5 to 5.5		±1/4	±3/4	LSB
Conversion time	tCAD	From Viet selection to when the result is output	1 bit conversion time	4.5 to 5.5		2		μs
Reference current	IREF		(Regulate the ladder resistor)	4.5 to 5.5		1.0	2.0	mA
Analog input voltage range	Vain	ANO to AN3		4.5 to 5.5	V <sub>SS</sub>		$V_{DD}$	V
Analog port input	IANH	) //	$V_{AIN} = V_{DD}$	4.5 to 5.5			1	μА
current	I <sub>AINL</sub>		V <sub>AIN</sub> = V <sub>SS</sub>	4.5 to 5.5	-1			

(Note 3) Absolute precision excepts quantizing error (±1/2 LSB).

# 7. Current Drain Characteristics at $Ta=+10^{\circ}C$ to $+40^{\circ}C$ , $~V_{SS}=0~V$

Parameter	Symbol	Pins	Conditions		Ratings			Unit
				V <sub>DD</sub> [V]	min	typ	max	
Current drain during basic operation (Note 4)	IDDOP(1)	DVDD, AVDD	FmCF = 12 MHz or     FmCF = 12.08 MHz     when ceramic     resonator oscillation     FmLC = 14.11 MHz     when LC oscillation     System clock:     CF oscillation     Internal RC     oscillation stops	4.5 to 5.5		25	38	mA
Current drain in HALT mode (Note 4)	IDDHALT(1)	DVDD, AVDD	HALT mode     FmCF = 12 MHz or FmCF = 12.08 MHz when ceramic resonator oscillation     FmLC = 0 Hz (when oscillation stops)     System clock:     CF oscillation     Internal RC oscillation stops.	4.5 to <b>5.5</b>		5 g d g d g d g d g d g d g d g d g d g	10	mA
	Iddhalt(2)	DVDD, AVDD	HALT mode FMCF = 0 MHz (when oscillation stops) FMLC = 0 Hz (when oscillation stops) System clock: Internal RC	4.5 to 5.5		600	1200	μА
Current drain in HOLD mode (Note 4)	Iddhold	DVØD, AVDD	• HOŁD mode • All oscillation stops.	4.5 to 5.5		0.05	20	μА

(Note 4) The currents to the output transistors and the pull-up MOS transistors are ignored.



Oscillation types Manufacturer		Oscillator	C1	C2
12 MHz ceramic resonator	Murata	CSA12.0MTZ	33 pF	33 pF
oscillation		CST12.0MTW	on	chip
	Kyocera	KBR-12.0M	33 pF	33 pF
12.08 MHz ceramic resonator	Murata	CSA12.0MTZ021	33 pF	33 pF
oscillation		CST12.0MTW021	on	chip 🏄
	Kyocera	KBR-12.08M	33 pF	33 p <b></b> €

<sup>\*</sup> Both C1 and C2 must use K rank ( $\pm 10\%$ ) and SL characteristics.

Table 1. Ceramic Resonator Oscillation Guaranteed Constant (main-clock)

Oscillation types	L	C3	/ C4
14.11 MHz LC oscillation	4.7 μΗ	33 pF	45 pF (Trimmer)
	4.7 μH ±10% (Variable)	33 pF	33 pF

<sup>\*</sup> See Figures 11 and 12.

#### Table 2. LC oscillation Guaranteed Constant (OSD clock)

(Notes) • Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest pattern length.

- If you use other oscillators herein, we provide no guarantee for the characteristics.
- Adjust the voltage of monitor point in Figure 10 to 12 V<sub>DD</sub>±10% by the LC oscillation constant 'L' or 'C' to lock the PLL circuit.





Figure 1 Ceramic Resonator Oscillation

Figure 2 LC Resonator Oscillation



RRES

CRES

(Note) Set the values of C<sub>RES</sub>, R<sub>RES</sub> so that the reset time is 200 μs or longer.

Figure 4 Reset Circuit




Figure 8 Recommended Interface Circuit




Figure 9 CVIN Recommended Circuit





Figure 10 FILT Recommended Circuit

(Note) • Place the parts connected FILT terminal as close to the FILT as possible with the shortest pattern length on the board.







Figure 12 FILT-LC Oscillation Frequency(2)



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products tail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1998. Specifications and information herein are subject to change without notice.