

No.3945A

LC83010N,83010

AUDIO DIGITAL SIGNAL PROCESSOR

Overview

The LC83010N, 83010NE is a single-chip digital signal processor (DSP). It is designed for use in the application fields such as a digital processing of audio signals.

The LC83010N, 83010NE CMOS processor has various on-chip filtering circuits such as a graphic equalizer for reproduction of sound quality. It also has simulation circuit for reverberation (sound reflection and echo), so that sound field with surround and delay can be created.

The LC83010N and LC83010NE are upgraded versions of the LC83010 and the LC83010E. The LC83010N and LC83010NE have a 64fs clock output that enables improved interfacing with external A/D converters. TEST5 has been renamed FS640/T5 and incorporates both the new clock output and the original test output.

Features

- LSI functions
- 1) Dual Harvard Architecture: Enables simultaneous processing (multiply and addition) of stereo signals in a single instruction cycle.

The LC83010N,LC83010NE processor has the following two independent units:

- Multiplier : 24 bits x 16 bits (fixed-point decimal)
- ALU : 32-bit arithmetic calculation, 24-bit arithmetic and logical operations
- ACCumulator (ACC): 32 bits
- Temporal Registers (TMP0 to TMP7): 32-bit for each
- Internal Memory Data RAM

128 x 24 bits

Coefficient RAM

256 x 16 bits

Constant ROM

256 x 24 bits

- 2) Program Memory Capacity (RAM): 320 x 32 bits
- 3) A variety of I/O interfaces
 - Audio signal I/O
- 1 channel for input (applicable to various formats)
- 3 channels for output (applicable to up to 4 types of data format)
- Surround DRAM access signal 16 accesses/CH Max. (within 1 fs) Up to 2 256K (64K x 4 bits) DRAMs or 1M (256K x 4 bits) DRAMs can be directly connected to this chip.
- Uses external DRAMS with RAS access times of 120 ns or lower
- Serial Input/Output interface with a microcomputer

Synchronous 8-bit serial input: 1

[Mail box (16 bits x 8) function available]

Synchronous 8-bit serial output: 1

- 4) Interrupt function (Vectored interrupt with the INT pin)
- 5) Stack Nesting Levels: 4
- 6) On-chip Interval Timer: 12 bits (timer clock = sampling frequency)
- 7) Cycle time: 108ns (sampling frequency \approx 48kHz)
- 8) Single 5V power supply
- 9) Package: 64-pin DIPs (LC83010N)


80-pin QFPs (LC83010NE)

Note) When soldering QFP devices, do not use the solder dip method.

- 10) Evaluation chip: LC83EV010N (PGA100)
 - Applications
 - Graphic Equatizer
 - Power calculation for spectrum analyzer display
 - Sound filed creation (using external DRAMs)
 - 4 Speakers + REC output


Development Environment

- Software Tools
- 1) Assembler
- 2) Debugger with simulation
- Hardware Tools
- 1) IBM PC-AT compatible machines or AX personal computers
- 2) In Circuit Emulator (ICE)




Pinout and Block Diagram


Block Diagram



Pinout (DIP64S)



(QIP80E)



Pin Description

	Pin Name	1/0	Functional Description
	V _{DD} 1,2 V _{SS} 1,2	-	+5V power supply pins (These pins should be connected to the positive power source.) GND power supply pins (These pins should be connected to the ground level.)
Audio I/F (Interface)	ASI1 ASI2 BCK1 BCK2 LRCKI LRCKO ASO AOBCK AOWCK AOTDF1 AOTDF2 DFBCK DFWCK	8- 0 0000000	Audio data serial input 1 Audio data serial input 2 Bit clock input pin for ASI1 data Bit clock input pin for ASI2 data (I/O selectable by CR) Input pin for L/R channel distinguish signal (H: L channel data; L: R channel data) Input pin for L/R channel distinguish signal (H: L channel data; L: R channel data) Audio data serial output Bit clock output pin for ASO data (for 32fs and 48fs) Word clock output pin for ASO data Serial output pin for audio data (for high presence 1) Serial output pin for audio data (for high presence 2) Bit clock output pin for AOTDF1 and AOTDF2 data
DRAM 1/F	RAS CAS DREAD DWRT A0 to 8	000000	Output pin for RAS signal to external DRAMs Output pin for CAS signal to external DRAMs Output pin for data read signal to external DRAMs Output pin for data write signal to external DRAMs Output pins for address signals to external DRAMs (64K x 4 bits: A0 to A7, 256K x 4 bits: A0 to A8) Input/output pins for data transfer with external DRAMs. In the single DRAM configuration mode, pins D0 to D3 are used. In the double DRAM configuration mode, pins D0 to D7 are used.
Microcomputer I/F	SI SICK SIRQ SIAK SRDY SO SOCK SORQ SOAK	0 0 - 0	Input pin for serial data from control microcomputer (8-bit serial data) Serial clock input pin for SI data Request signal input pin for serial data input Output pin for Acknowledge response to the input request signal from a microcomputer Input pin for a Ready signal from a controlling microcomputer indicating the end of a data transfer Output pin for serial data to a controlling microcomputer (8-bit serial data) Serial clock input pin for SO data Request signal input pin for serial data output Output pin for Acknowledge response to the output request signal from a microcomputer
	P0 to 5	1/0	General-purpose Input/Output ports (with on-chip pull-up resistor)
-	OSC1	0	Pin for connection with a crystal oscillator or for clock input from an external source. (384fs) Pin for connection with a crystal oscillator (should be left open in external clock input mode)
	FS3840	0	384fs output pin
	TNT	ı	Interrupt request input pin (with on-chip pull-up resistor)
l pins	RES	ı	Reset input pin (with on-chip pull-up resistor)
Control	SELC	1	L/R channel signal select input pln with on-chip pull-down resistor; L: external (LRCKI), H: internal (Internal divider outout)
	TEST 1 to 4 FS64O/T5	0	Test signal input pins. Normally, these pins should be connected to the ground level. Test signal output pins. 64fs clock output/test output. FS64O/T5 functions as a test output in test mode and as a 64fs clock output for external A/D converters during normal operation.

Pin configuration types

Level specification	Circuit type	Pin Name
TTL level output	† 	ASO,AOBCK AOWCK, LRCKO,AOTDF1, AOTDF2, DFWCK, AO to A8,FS3840, RAS,CAS,DREAD,DWRT, FS64O/T5
CMOS medium level current output	Output data	SO,SOAK,SIAK
Schmitt input		SOCK,SI,SICK,SORQ,
L level Schmitt input	Input data	BCK1,ASI1,ASI2,LRCKI
Normal input	Input data	TEST1 to 4
Input with internal pull-up resistor	Input data	RES,INT
Input with internal pull-down resistor	Input data	SELC
TTL level output Low level Schmitt input	Input data Input/Output control signal Output data	BCK2,D0 to D7
Pu MOS medium current output Normal input	Input data Output data	P0 to P5

Electrical Specifications

Maximum Absolute Ratings/Ta=25 $^{\circ}$, V_{SS}=0V

Parameter	Symbol	Pins	Condition	Standard Values	unit	Note
Maximum Supply Voltage	VDDmax			-0.3 to +7,0	٧	
Output Voltage	V01	OSC2 output		Up to the voltage produced by oscillation	V	
	V02	Pins except for the OSC2		-0.3 to V _{DD} +0.3		
Input Voltage	VIN			-0.3 to V _{DD+0.3}	V	
Peak Output Current	I _{OP} 1	Audio I/F DRAM I/F		-2 to +4	mA	1
	IOP2	Microcomputer I/F		-2 to +10	mA	2
	I _{OP} 3	P0 to 5	,	-0.5 to +10	mA	3
Average Output Current	I _{OA} 1	Audio I/F	Per pin	-2 to +4	mA	4
	I _{OA} 2	Audio I/F DRAM I/F	Per pin	-2 to +4	mA	5
	I _{OA} 3	Microcomputer I/F	Per pin	-2 to +10	mA	2
	IOA4	P0 to 5	Per pin	-0.5 to +10	mA	3
	ΣΙΟΑ1	Audio I/F	Total	-11 to +45	mA	4
	ΣΙΟΑ2	Audio I/F DRAM I/F	Total	-4 to +15	mA	5
	ΣΙΟΑ3	Microcomputer I/F	Total	4 to +15	mA	2
	ΣΙΟΑ4	P0 to 5	Total	-3 to +30	mA	3
Allowable Power Dissipation	Pd max		Ta=-30 to +70℃	600	mW	
Operating Ambient Temperature Range				-30 to +70	°C	
Storage temperature range	Tstg			-40 to +125	င	

 $[\]ensuremath{\mathsf{W}}$ When soldering QFP devices, do not use the solder dip method.

Allowable Operating Conditions (Ta=-30°C to +70°C, VDD=4.75V to 5.25V, VSS=0V, unless otherwise noted)

Parameter		larametor.	Symbol	Dine and Condition	Stand	dard v		-	
		arameter	Syllibol	Pins and Conditions	min	typ	max	unit	Note
	Operating Supply Voltage		V _{DD}		4.75		5,25	V	
		Level t Voltage	V _{IH} 1	Audio I/F,DRAM I/F	2.4			V	6
	,pu	t voitage	V _{IH} 2	PO to P5, SELC, TEST1 to 4	0.7V _{DD}			v	
			VIH3	RES, INT, Microcomputer I/F	0.75V _{DD}				7
		Level t Voltage	V _I L1	Audio I/F,DRAM I/F			0.8	V	6
,	·pu	vortage	VIL2	PO to P5, SELC, TEST1 to 4			0.3V _{DD}	٧	
			VIL3	RES,INT,Microcomputer I/F			0.25V _{DD}	٧	7
Fi (ir	Operating Frequency (Instruction Cycle Time)		fop (TCYC)	Up to 1% crystal oscillation error is allowed. max:48kHzX384X1.01	12.17 (165)		18.62 (107)ns	MHz (ns)	
2	F	requency	fEXT	Applies to the OSC1 pin.	12.17		18.62	MHz	
External Clock Input Conditions	Ρ	ulse width	tEXTH tEXTL	See Figure 1. (OSC1 : input, OSC2: Open)	20			ns	
Exter	Rise Time Fall Time		tEXTR tEXTF				10	ns	
Self-oscillation Conditions	Oscillation	Oscillation fEXT Frequency		OSC1,OSC2 See Figure 2.			18.62	MHz	_
Solditor	stal	Oscillation fEXTS Stabilizing		See Figure 3.				ms .	·
Conditions		Transfer Bit tBCYC Clock Cycle		Applies to the BCK1 and BCK2 pins.	325			ns	
Input	C	ransfer Bit lock Pulse 'idth	tBCW	See Figure 4.	100			ns	
Data		ate Set up ime	ts		75			ns	
Audio	Da	ata Hold Time	tн		75			ns	

Continued on the next page.

Continued from the preceding page.

	Parameter	Symbol	Pins and Conditions	Stan	dard Va			
	- arameter	Symbol	rins and conditions	min	typ	max	unit	Note
Conditions	Serial Clock Cycle	tscyc	Applies to the microcomputer interface. See Figure 5. (Applies to the SICK, SOCK	650			ns	
I/O Clock	Serial Clock Pulse Width	tscw	and SI pins.)	325			ns	
	Data set up Time	tss		75			ns	
Serial	Data Hold Time	tsH		75			ns	
DRAM Input Conditions	Date Set up Time	t _{DS}	Applies to the data input from external DRAM.	41			ns	8
DRAM	Data Hold Time	tон	See Figure 6. (Timings between RAS, CAS and D0 to D7)	0			ns	8

Electrical Characteristics (Ta=-30°C to +70 °C. VDD=4.75V to 5.25V. VSS=0V, unless otherwise noted)

	Parameter	Symbol	Pins and Conditions	Stand	dard V	unit	<u></u>	
		Symbol	rins and conditions	min	typ	max	unit	Note
	ow Level put Current	կլ_1	RES,INT VIN=VSS	-250			Αu	
		I _{IL} 2	P0 to P5 VIN=VSS	-1			mA	
	gh Level put Current	ĪΉ	SELC,Input pin with pull-down resistor			250	Αu	
	gh Level Jtput Voltage	VOH1	I _{OH} =-0.4mA	4.0			٧	1
		V _{OH} 2	IOH=-50µA	V _{DD} -1.2			V	2,3
	ow Level utput Voltage	V _{OL} 1	IOL=2mA			0.4	٧	1
		V _{OL} 2	IOL=10mA			1.5	٧	2,3
	out Leakage errent		VIN=VSS to VDD	-10		10	Αų	
Le	utput-off eakage urrent	IOFF	VO=VSS,VDD	-40		40	Aμ	
	out/Output apacitance					10	pF	
Jata Timing	Output Data Hold Time	tон	Applies to audio data output. See Figure 7.	20			ns	
Audio Data Output Timing	Output Data Delay	top				100	ns	
Microcomputer 1/F Output Delay	Output Data Delay Output Data See Figure 8.			,	100	ns		

Continued on the next page.


- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.


Continued from the preceding page.


	Parameter	Symbol	Pins and Conditions	Stan	dard Va	lues		Nata
	ratameter	Symbol	Fins and Conditions	min	typ	max	unit	Note
	RAS "H" Pulse Width	tRP	Data output timing for external DRAM. See Figure 9.	95			ns	8
	RAS "L" Pulse Width	^t RAS	(Note) DRAM which has RAS access time below 120ns	150	-		ns	8
	CAS "H" Pulse Width	tCP	should be used.	80			ns	8
W W	CAS "L" Pulse Width	tCAS		101			ns	8
Access Timings for External DRAM	RAS Address Set up Time	tRS		0			ns	8
or Exte	RAS Address Hold Time	tRH		20			ns	8
mings fe	CAS Address Set up Time	tcs		0			ns	8
cess Ti	CAS Address Hold Time	tCH		40			ns	8
Ac	DWRT Pulse Width	tw		50			ns	8
	CAS-before- WRITE Set up Time	twc		0			ns	8
	Data Set up Time	tsD		0			ns	8
	Data Hold Time	tHD		50			ns	8
	rystal Oscil- tion	C1,C2	OSC1,OSC2 See Figure 2,		20		pF	
	urrent issipation	IDD	VDD1,2 18.62MHz external clock		50	100	m.A	


- (Note 1) TTL level output pins: ASO, AOBCK, AOWCK, LRCKO, BCK2, AOTDF1, AOTDF2, DFBCK, DFWCK, D0 to D7, A0 to A8, FS3840, RAS, CAS, DREAD, DWRT and FS64O/T5 (Note 2) CMOS medium current outputs: SO, SOAK, and SIAK
- (Note 3) Pu MOS medium current outputs: P0 to P5
- (Note 4) TTL level outputs (first group): ASO, AOBCK, AOWCK, LRCKO, A0 to A8, D0 to D7, FS3840 and BCK2
- (Note 5) TTL level outputs (second group): AOTDF1, AOTDF2, DFWCK, RAS, CAS, DREAD, DWRT, and


- (Note 6) L level Schmitt inputs pin: BCK1, BCK2, ASI1, ASI2, LRCKI, and D0 to D7 (Note 7) Schmitt input pins: RES, INT, SOCK, SI, SICK, SORQ, SIRQ, and SRDY (Note 8) The maximum load capacitance of RAS, CAS, DREAD, DWRT, D0 to D7 and A0 to A8 is 50pF.























Program load to the LC83010N

- Boot procedure -

Programs must be loaded (boot strap) into the LC83010N (D^2SP) from an external control unit (microcomputer) because its internal program memory consists of RAMs. The capacity of the program memory is 320 words x 32 bits.

The procedural flow to load a 320-word program into the D^2SP from a controlling microcomputer is shown in Figure A-1.

- (1) Reset the entire system (microcomputer and D²SP) or reset the D²SP from the controlling microcomputer. After the D²SP is reset, it then enters the Boot mode.
- (2) Transfer the program to the D²SP from the microcomputer. The program is transferred to the D²SP in 8-bit synchronous serial communication mode.
 - The program data of 8 bits \times 16 data (equal to 4 instructions) is transferred to the D²SP continuously from the microcomputer, and followed by the SRDY signal. The D²SP stores that program data of 4 instructions to the internal mail box. The program data is then moved to the program RAM at the moment when the SRDY signal reaches the D²SP.
- (3) The operations discussed in (2) are repeated 80 times until the program data transfer of 320 instructions from the microcomputer to the D^2SP is complete.
- (4) The D²SP automatically starts the program execution when the program loading of 320 instructions is complete.

The program is transferred to the $\mathsf{D}^2\mathsf{SP}$ from the microcomputer in that manner.




Figure A-1. Example Program Boot flow (D2SP - Microcomputer)

Figure A-2 gives the outline of an example program Boot system.




Figure A-2. Outline of an example program Boot system

Development tool system

- Program development flow -

Development tools are provided to help the user to easily develop application programs for the D²SP. These development tools are divided into two groups: software support tool group and hardware support tool group.

The software support tool group consists of an assembler, debugger and simulator.

The hardware support tool group is realized as an In-Circuit Emulator (ICE).

Figure A-3 shows the appliations development flow for the $\mathsf{D}^2\mathsf{SP}$ system.

- (1) Write an application source program.
- (2) Check the source program for syntax errors with the assembler. If every syntax error is corrected, the assembler generates a HEX program file.
- (3) Check the HEX file for operational errors with the simulator. If the desired operations are not successful, start the debugger to find what caused logical errors.
- (4) If program operations are checked successfully, use the ICE to evaluate the audio signal output. First, evaluate sound signals only with the ICE. In this evaluation process, the delay memory and microcomputer of the ICE are used.

Second, start the total evaluation on an application system. In this evaluation stage, the AD/DA converters, microcomputer, and delay memory on the user application system are used.

Figure A-4 shows the entire program development tool system for the D²SP.

The software tools such as the assembler, debugger, simulator can be run on an IBM PC-AT compatible machine or an AX personal computer. The ICE is also controlled by such a host personal computer.




Figure A-3. Applications Development Flow




Figure A-4. Entire support tool system for microprogram development

(1) Debugger

The debugger is a software support tool designed to realize virtual D^2SP functional circuits. In this virtually emulated D^2SP environment, user application programs can be evaluated as if they were executed on the real chip. The debugger is used mainly for logics analysis and detailed data analysis. Major functions of the debugger are listed in the table below, with brief explanation for each.

- Display and Edit instructions
 - These instructions can be used to display the contents of memory and registers on a screen and to update them.
- Memory Fill instruction
 - This instruction is used to fill a specified memory address range with a desired value.
- Move instruction
 - This instruction is used to transfer the data in a specified memory address range to another range.
- Memory Load and Save instructions
 - These instructions are used to transfer data between memory and disk. The memory load instruction enables the data transfer from a disk file to memory while the memory save instruction allows the data transfer from memory to a disk file.
- Assemble and Unassemble instructions
 - The assemble instruction is used to convert mnemonics into machine codes.

instruction is used to set a point where the program execution stops.

- The unassemble instruction is used to convert memory data back to mnemonics.
- Emulation instruction control instruction and Break point instruction

 These instructions are used to execute the D²SP program and trace its operations. The break point

Table Major debugger functions

(2) Outline of the simulator functions

The application programs can be tested in the following sequence:

- Inputting digital audio signals to the D2SP chip,
- Executing a program,
- Converting the audio output into analog signals, and
- Measuring the analog signals with an oscilloscope or frequency characteristics meter (or sweep meter).

The simulator enables the above operations on a personal computer.

Figure A-5 shows the signal waveform measurement.

This simulator has the following three measurement functions:

- 1) Audio output waveforms (sine waves) with respect to audio input waveforms (sine waves)
- 2) Frequency characteristics of audio output (AOUT)
- 3) Impulse response characteristics of audio output




Figure A-5. Display of various waveforms




Figure A-6. Display of frequency characteristics




Figure A-7. Impulse response waveforms (limit cycle characteristic)

(3) ICE outline

The In-Circuit Emulator (ICE) provides an operating environment where the application program already checked by the simulation debugger is executed and then outputs audio signals. The ICE functions can be divided into two: One is the program evaluation by outputting audio signals only on the ICE. In this evaluation method, delay can be produced by the DRAM in the ICE system. The other is the final program evaluation by connecting a user application board to the ICE system. In this test method, the interfaces to the controlling microcomputer and other various peripheral LSIs on the application board can be evaluated. Figure A-8 shows the ICE system configuration for the entire evaluation using a user application board.




Figure A-8. Final evaluation system configuration with an application board and ICE

ICE functions

- The ICE has debugging functions.
- The ICE consists of unique hardware functions specifically designed as the ICE for audio DSP.


(a) ICE debugging functions

- (1) Execution command: Allows the program execution to continue until a break point is detected. It also enables the program execution in the step mode or in the trace mode.
- (2) Break function: Enables the user to set a desired break point.
- (3) The edit dump command is useful in displaying the conditions of a specified memory area after the break of program execution. The register edit command is used to convert the contents of a present specified register.
- (4) The memory dump command is useful in displaying the contents of a specified memory area when the program execution breaks. On the other hand, the edit command is used to edit the contents of a specified memory area when the program execution breaks.
- (5) Program modification and confirmation: Enables the user to modify part of the program and to check how it works.
- (6) Other functions: Memory management facility and so on. For details, refer the sections following section 8-3.

(b) Unique ICE hardware configuration

- (1) Audio data input/output: Digital Interface Receiver (DIR). This function allows direct input of audio digital data. Digital Interface Transmitter (DIT). This function allows direct output of 3-channel digital audio data.
- (2) DRAM : Delay DRAM for audio signal. 256k (64K \times 4 bits) \times 2. 1M (256K \times 4 bits) \times 2
- (3) Evaluation function of serial input/output: Z80 microcomputer for evaluating serial input/output. This control unit makes an access to the D²SP instead of any controlling microcomputer to adjust the serial input/output operations.

Example application system



Instruction Bit Map

The instruction bit map is shown below.

	b b	ь ь Э 28 26		ь ь 24 23	b	b 10	b b	ь ь 15 14	b b	b		<u> </u>		b		b
OPR (Normal	OPR	M1	M 0	AB	AL		PT	DP	CP	11 R P	10	SRC	6	5	DST	
instruction)						-	•		•					b b 5 4		_
JPVA	JV	М1	МО	AB	AL	.U	РT	DP	СР	R P		SRC		Π	DST	
(Vectored addres jump instruction)					•		<u> </u>			J			•	1		
RTN (Return	RTN	М1	МО	АВ	AL	U	PT	DP	СР	R P		SRC			DST	
instruction)										<u> </u>	I	·		<u> </u>		_
LPRT (Loop return	LP	М1	<u>8</u> 0	АВ	AL	U	PT	DP	СР	R P		SRC		С	ST	7
instruction)				b b 24 23		b 19								·		
SHIFT (Shift	SFT	М1	M 0	В	SFCTL		PT	DP	СР	R P		SRC		C	DST	
instruction)		ьь 28 27			b 22	b 21				b 11						-
JUMP (Jump	JP	FG		GND			ADE	ADDRESS				SRC			OST	
instruction)							•									
CALL (Call instruction)	CALL	FG	GND				ADDRESS				SRC				OST	
		b 28											b 5			
LID (Load immediate instruction)	(Load immedi-									D	ST					
												_				

Instruction Bit Map diagram