

## **Audio Digital Signal Processor**

### Overview

The LC83010N, 83010NE is a single-chip digital signal processor (DSP). It is designed for use in the application fields such as a digital processing of audio signals.

The LC83010N, 83010NE CMOS processor has various on-chip filtering circuits such as a graphic equalizer for reproduction of sound quality. It also has simulation circuit for reverberation (sound reflection and echo), so that sound field with surround and delay can be created.

The LC83010N and LC83010NE are upgraded versions of the LC83010 and the LC83010E. The LC83010N and LC83010NE have a 64fs clock output that enables improved interfacing with external A/D converters. TEST5 has been renamed FS640/T5 and incorporates both the new clock output and the original test output.

#### **Features**

LSI functions

• Dual Harvard Architecture: Enables simultaneous processing (multiply and addition) of stereo signals in a single instruction cycle.

The LC83010N, LC83010NE processor has the following two independent units:

- · Multiplier : 24 bits × 16 bits (fixed-point decimal)
- · ALU: 32-bit arithmetic calculation, 24-bit arithmetic and logical operations.
- · ACCumulator (ACC): 32 bits
- · Temporal Registers (TMP0 to TMP7). 32-bit for each
- · Internal Memory Data RAM

 $128 \times 24$  bits.

Coefficient RAM 256 × 16 bits

 $^{256} imes24$  bits

Constant ROM 256  $\times$  24.6 • Program memory Capacity (RAM) : 320  $\times$  32 bits

- · A variety of I/O interfaces.
  - · Audio signal I/O :/
  - 1 channel for input (applicable to various formats)
  - 3 channel for output (applicable to up to 4 types of data format)

· Surround DRAM access signal:

16 accesses/CH Max. (within 1 fs)

Up to 2 256K (64K  $\times$  4 bits) DRAMs of 1M (256K  $\times$  4 bits) DRAMs can be directly connected to this chip.

- · Uses external DRAMS with RAS access times of 120 ns or lower.
- · Serial input/output interface with a microcomputer. Synchronous 8-bit serial input: I

[Mail box (16 bits  $\times$  8) function available]

Synchronous 8-bit serial output: 1

- Interrupt function (Vectored interrupt with the INT pin)
- Stack Nesting Levels : 4
- On-chip Interval Timer:

12 bits (timer clock = sampling frequency)

- Cycle time: 108ns (sampling frequency = 48kHz)
- Single 5V power supply.
- Package 64-pin DIPs (LC83010N).

80-pin OFPs (LC83010NE).


Note) When soldering QFP devices, do not use the solder dip method.


- Evaluation chip: LC83EV010N (PGA100)
- Applications
- Graphic Equalizer
- Power calculation for spectrum analyzer display
- · Sound field creation (using external DRAMs)
- · 4 Speakers + REC output

## Development Environment

- Software Tools
  - · Assembler
  - · Debugger with simulation
- Hardware Tools
  - · IBM PC-AT compatible machines or AX personal com-
  - · In Circuit Emulator (ICE)
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/of material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

## **Package Dimensions**





## **Pin Function**

Pin Name I/O			Functional Description
	V <sub>DD</sub> 1, 2	- 1	+5V power supply pins (These pins should be connected to the positive power source.)
	V <sub>SS</sub> 1, 2	- 1	GND power supply pins (These pins should be connected to the ground level.)
	ASI1	I	Audio data serial input 1
Audio I/F (Interface)	ASI2	1	Audio data serial input 2
	BCK1	1	Bit clock input pin for ASI1 data
	BCK2	I/O	Bit clock input pin for ASI2 data (I/O selectable by CR)
	LRCKI	1	Input pin for L/R channel distinguish signal (H: L channel data ; L: R channel data)
<u> </u>	LRCKO	0	Input pin for L/R channel distinguish signal (H: L channel data ; L: R channel data)
Į.	ASO	0	Audio data serial output
_	AOBCK	0	Bit clock output pin for ASO data (for 32fs and 48fs)
ij	AOWCK	0	Word clock output pin for ASO data
₹	AOTDF1	0	Serial output pin for audio data (for high presence 1)
	AOTDF2	0	Serial output pin for audio data (for high presence 2)
	DFBCK	0	Bit clock output pin for AOTDF1 and AOTDF2 data (for 32fs and 48fs)
	DFWCK	0	Word clock output pin for AOTDF1 and AOTDF2 data
	RAS	0	Output pin for RAS signal to external DRAMs
ш	CAS	0	Output pin for CAS signal to external DRAMs
=	DREAD	0	Output pin for data read signal to external DRAMs
DRAM I/F	DWRT	0	Output pin for data write signal to external DRAMs
🖔	A0 to 8	0	Output pins for address signals to external DRAMs (64K 💉 4 bits: A0 to A7, 256K 4 bits: A0 to A8)
	D0 to 7	I/O	Input/output pins for data transfer with external DRAMs in the single DRAM configuration mode, pins D0 to D3 are
			used. In the double DRAM configuration mode, pins D0 to D7 are used.
	SI	l I	Input pin for serial data from control microcomputer & bit serial data
🖺	SICK	1	Serial clock input pin for SI data
ē	SIRQ	l I	Request signal input pin for serial data input
) Į	SIAK	0	Output pin for Acknowledge response to the input request signal from a microcomputer
ΙĒ	SRDY		Input pin for a Ready signal from a controlling microcomputer indicating the end of a data transfer
8	SO	0	Output pin for serial data to a controlling microcomputer (8-bit serial data)
Microcomputer I/F	SOCK	!	Serial clock input pin for SO data
∣≅	SORQ		Request signal input pin for serial data output
	SOAK	0	Output pin for Acknowledge response to the output request signal from a microcomputer
	P0 to 5	I/O	General-purpose Input/Output ports (with on chip pull-up resistor)
	OSC1	I	Pin for connection with a crystal oscillator or for clock input from an external source. (384fs)
	OSC2	0	Pin for connection with a crystal oscillater ( should be left open in external clock input mode)
	FS384O	0	384fs output pin
S	INT	I	Interrupt request input pin (with on-chip pull-up resistor)
	RES	I	Reset input pin (with on chip pull-up resistor)
	SELC	I	L/R channel signal select input pin with on chip pull-down resistor; L: external (LRCKI), H: internal (internal divider output)
	TEST 1 to 4	I	Test signal input pins. Normally, these pins should be connected to the ground level.
	FS64O/T5	0	Test signal output pins 64fs clock output/test output. FS64O/T5 funcitons as a test output in test mode and as a 64fs
			clock output for external AD converters during normal operation.



## **Pin Configuration Types**

Level specification	Circuit type	Pin Name
TTL level output	Output data	ASO, AOBCK AOWCK, LRCKO, AOTDF1, AOTDF2, DFWCK, A0 to A8, FS384O, RAS, CAS, DREAD, DWRT, FS64O(75
CMOS medium level current output		SO, SOAK, SIAK
Schmitt input	☐─────────────────Input data	SOOK, SI, SICK, SORQ, SIRQ, SRDY
L level Schmitt input		BCK1 ASI1, ASI2, LRCKI
Normal input	Input data	FEST1 to 4
Input with internal pull-up resistor	Input data	RES, INT
Input with internal pull- down resistor	Input data	SELC
TTL level output Low level Schmitt input	Input data Input/Output control signal Output data	BCK2, D0 to D7
Pu MOS medium current output Normal input	Input data Output data	P0 to P5

## **Specifications**

## Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0V$

Parameter	Symbol	Conditions	Ratings	Unit	Note
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +7.0	V	
Output voltage	V01	OSC2 output	Up to the voltage produced by oscillation	N and	
	V02	Pins except for the OSC2	−0.3 to V <sub>DD</sub> +0.3	/ V	1
Input voltage	V <sub>IN</sub>		-0.3 to V <sub>DD</sub> +0.3	V	Ž.
	I <sub>OP</sub> 1	Audio I/F, DRAM I/F	-2.to +4	mA	1
Peak output current	I <sub>OP</sub> 2	Microcomputer I/F	-2 to +10	mA,	2
	I <sub>OP</sub> 3	P0 to P5	⊸0.5 to +10	mA	3
	I <sub>OA</sub> 1	Audio I/F: Per pin	/ √-2 to +4	mΑ	4
	I <sub>OA</sub> 2	Audio I/F, DRAM I/F: Per pin	_2 to +4	· ,mA	5
	I <sub>OA</sub> 3	Microcomputer I/F: Per pin	-2 to +10	mA	2
Average output ourrent	I <sub>OA</sub> 4	P0 to P5: Per pin	-0.5 to +10	⊵mA	.8 s
Average output current	ΣI <sub>OA</sub> 1	Audio I/F: Total	√ √11 to +45	mA	14
	$\Sigma$ I <sub>OA</sub> 2	Audio I/F, DRAM I/F: Total	<sup>2</sup> 4 to +15	mA 🦨	<b>1</b> 5
	ΣI <sub>OA</sub> 3	Microcomputer I/F: Total	4 to +15	mA ,	2
	$\Sigma$ IOA <sup>4</sup>	P0 to P5: Total	-3 to +30	mA	3
Allowable power dissipation	Pd max	Ta=-30 to +70°C	600	/ m/W	
Operating temperature	Topr	pt of a	-30 to +70	e °C	
Storage temperature	Tstg	A Property of the second secon	-40 to +125	°C	

<sup>\*</sup> When soldering QFP devices, do not use the solder dip method.

# Allowable Operating Conditions at Ta = -30 to $+70^{\circ}$ C, $V_{DD} = 4.75$ V to 5.25V, $V_{SS} = 0$ V unless otherwise noted

						1 1			
Parameter			Symbol Conditions	Ratings			Unit	Note	
					min 🧳	typ	max		
Operating supply voltage			$V_{DD}$		4.75		5.25	V	
			V <sub>IH</sub> 1	Audio I/F, DRAM I/F	2.4			V	6
Input high-level voltage			$V_{IH}^2$	P0 to P5, SELC, TEST1 to 4	0. <b>7</b> V <sub>DD</sub>			V	
			V <sub>IH</sub> 3	RES, INT, Microcomputer I/F	0.75V <sub>DD</sub>			V	7
			V <sub>IL</sub> 1	Audio I/F, DRAM I/F	6.		0.8	V	6
Input I	ow-le	evel voltage	V <sub>IL</sub> 2	P0 to P5, SELC, TEST1 to 4			0.3V <sub>DD</sub>	V	
			V <sub>IL</sub> 3	RES, INT, Microcomputer I/F			0.25V <sub>DD</sub>	V	7
Opera	ting	frequency (Instruction cycle time)	fOP (TCYC)	Up to 1% crystla oscillation error is allowed. max: 48kHz × 384 × 1.01	12.17 (165)		18.62 (107)ns	MHz (ns)	
k sns	Fre	quency	f <sub>EXT</sub> /		12.17		18.62	MHz	
External clock input conditions	Pulse width		fexth fextl	Applies to the OSC1 pin. See figure 1 (OSC1=input, OSC2: open)	20			ns	
Exter	Rise time Fall time		FEXTR FEXTF	// //			10	ns	
cillation	oscillation	oscillation frequency	<b>'</b> EXT	OSC1, OSC2, See figure 2.			18.62	MHz	
Self-oscillation conditions	Crystal os	oscillation stablizing period	fexts.	See figure 3.				ms	
Audio data input conditions	Tra	nsfer bit clock dycke	<b>I</b> BCYC		325			ns	
	Tra	nsfer bit clock pulse width	<sup>t</sup> BCW	Applies to the BCK1 and BCK2 pins.	100			ns	
	Dat	a set up time	15	See figure 4.	75			ns	
	Dat	a hold time	t <sub>H</sub>		75			ns	

Continued on next page.


Continued from preceding page.


Parameter		Cymphol	Conditions	Ratings			Unit	Note
		Symbol	Conditions	min	typ	max	Unit	Note
Serial I/O clock conditions	Serial clock cycle	tscyc		650			ns	
	Serial clock pulse width	tscw	Applies to the microcomputer interface. See figure 5. (Applies to the SICK, SOCK and SI pins.)	325		A	As	A. A. B.
	Data set up time	t <sub>SS</sub>		75			ns	A. Maria
	Data hold time	<sup>t</sup> SH		75	,	and good and a	ns .	
DRAM input conditions	Data set up time	t <sub>DS</sub>	Applies to the data input from external DRAM. See figure 6.	41	A A A		ns	8
	Data hold time	<sup>t</sup> DH	(Timings between RAS, CAS and D0 to D7)	0,			ns	8.4


**Electrical Characteristics** at Ta = -30 to  $+70^{\circ}$ C,  $V_{DD} = 4.75$ V to 5.25 V,  $V_{SS} = 0$ V unless otherwise noted


	in tour Onuraction to the Ta	1	$v_{DD} = 4.75 \text{ V to 5.25 V}, v_{SS} = 4.75 \text{ V}$			21 W130 IIC	Jecus S	r T
Parameter		Symbol	Symbol Conditions		Ratings			Note
		-		min	typ	max	Unit	
Input low-level current		I <sub>IL</sub> 1	RES, INT, V <sub>IN</sub> =V <sub>SS</sub>	-250	September 1	7	μΑ	
		I <sub>IL</sub> 2	P0 to P5, V <sub>IN</sub> =V <sub>SS</sub>		30	11	mA	
Input h	nigh-level current	lн	SELC, Input pin with pull-down resistor	**************************************		<b>,25</b> 0	μΑ	
Output	t high-level voltage	V <sub>OH</sub> 1	I <sub>OH</sub> =-0.4mA	4.0	à	11	V	1
Output High-level voltage		V <sub>OH</sub> <sup>2</sup>	Ι <sub>ΟΗ</sub> =-50μΑ	V <sub>DD</sub> -1.2		and the second	V	2, 3
Outou	t low-level voltage	V <sub>OL</sub> 1	I <sub>OH</sub> =2mA	Sign .	A STATE OF	0.4	V	1
Outpu	liow-level voltage	V <sub>OL</sub> 2	I <sub>OH</sub> =10mA	1000	April 18th	1.5	>	2, 3
Input le	eakage current		V <sub>IN</sub> =V <sub>SS to</sub> V <sub>DD</sub>	-10,	er gar	+10	μΑ	
Outpu	t-off leakage current	loff	V <sub>O</sub> =V <sub>SS</sub> , V <sub>DD</sub>	-40		+40	μΑ	
Input/c	output capacitance			13		10	pF	
data timing	Output data hold time	<sup>t</sup> OH	Applies to audio data output	20			ns	
Audio data output timing	Output data delay	<sup>t</sup> OD	See figure 7	**		100	ns	
Microcomputer I/F output delay	Output data delay	tsD ,	Applies to serial data output. See figure 8.			100	ns	
	RAS H pulse width	<sup>t</sup> RP		95			ns	8
V	RAS L pulse width	<sup>t</sup> RAS		150			ns	8
RAI	CAS H pulse width	/ t <sub>CP</sub>		80			ns	8
	CAS L pulse width	tCAS	//	101			ns	8
erns	RAS address set up time	t <sub>RS</sub>	Data output timing for external DRAM.	0			ns	8
ext	RAS address hold time	<sup>t</sup> RH	See figure 9./ ./ (Note)	20			ns	8
for	CAS address set up time	¹€S	DRAM which has RAS access time below	0			ns	8
Access timings for external DRAM	CAS address hold time	<sup>t</sup> CH	120ns should be used.	40			ns	8
ţimi	DWRT pulse width	≎ t <sub>W</sub> .	get get	50			ns	8
SSe	CAS-before-WRITE set up time	twc		0			ns	8
Acc	Data set up time	tsD .	programme and the second secon	0			ns	8
	Data hold time	tHD	ng dia na	50			ns	8
Crysta	I oscillation	C1, Ç2	OSC1, OSC2, See figure 2.		20		pF	
Currer	nt drain	løD/	V <sub>DD</sub> 1, 2, 18.62MHz external clock		50	100	mA	


- (Note 1) TTL level output pins: ASO, AOBCK, AOWCK, LRCKO, BCK2, AOTDF1, AOTDF2, DFBCK, DFWCK, D0 to D7, A0 to A8, FS384O, RAS, CAS, DREAD, DWRT and FS64O/T5
- (Note 2) CMOS medium current outputs: SO, SOAK, and SIAK
- (Note 3) Pu MOS medium current outputs: P0 to P5
- (Note 4) TTL level outputs (first group): ASO, AOBCK, AOWCK, LRCKO, A0 to A8, D0 to D7, FS384O and BCK2
- (Note 5) TTL level outputs (second group): AOTDF1, AOTDF2, DFWCK,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{DREAD}$ ,  $\overline{DWRT}$ , and DFBCK
- (Note 6) L level Schmitt inputs pin: BCK1, BCK2, ASI1, ASI2, LRCKI, and D0 to D7
- (Note 7) Schmitt input pins: RES, INT, SOCK, SI, SICK, SORQ, SIRQ, and SRDY
- (Note 8) The maximum load capacitance of RAS, CAS, DREAD, DWRT, D0 to D7 and A0 to A8 is 50pF.























#### **Program Load to The LC83010N**

- Boot procedure -

Programs must be loaded (boot strap) into the LC83010N (D2SP) from an external control unit (microcomputer) because its internal program memory consists of RAMs. The capacity of the program memory is  $320 \text{ words} \times 32 \text{ bits}$ .

The procedural flow to load a 320-word program into the D<sup>2</sup>SP from a controlling microcomputer is shown in Figure A-1.

- (1) Reset the entire system (microcomputer and D<sup>2</sup>SP) or reset the D<sup>2</sup>SP from the controlling microcomputer. After the D<sup>2</sup>SP is reset, it then enters the Boot mode.
- (2) Transfer the program to the D<sup>2</sup>SP from the microcomputer. The program is transferred to the D<sup>2</sup>SP in 8-bit synchronous serial communication mode.
  - The program data of 8 bits  $\times$  16 data (equal to 4 instructions) is transferred to the D SP continuously from the microcomputer, and followed by the SRDY signal. The D2SP stores that program data of 4 instructions to the internal mail box. The program data is then moved to the program RAM at the moment when the SRDY signal reaches the D2SP.
- (3) The operations discussed in (2) are repeated 80 times until the program data transfer of 320 instructions from the microcomputer to the D<sup>2</sup>SP is complete.
- (4) The D<sup>2</sup>SP automatically starts the program execution when the program loading of 320 instructions is complete. The program is transferred to the D<sup>2</sup>SP from the microcomputer in that manner.




Figure A-1. Example Program Boot Flow (D2SP  $\leftarrow$  Microcomputer)

Figure A-2 gives the outline of an example program Boot system.




Figure A-2. Outline of an Example Program Boot System

### **Development Tool System**

- Program development flow -

Development tools are provided to help the user to easily develop application programs for the D<sup>2</sup>SP. These development tools are divided into two groups: software support tool group and hardware support tool group. The software support tool group consists of an assembler, debugger and simulator.

The hardware support tool group is realized as an In-Circuit Emulator (ICE).

Figure A-3 shows the applications development flow for the D<sup>2</sup>SP system.

- (1) Write an application source program.
- (2) Check the source program for syntax errors with the assembler. If every syntax error is corrected, the assembler generates a HEX program file.
- (3) Check the HEX file for operational errors with the simulator. If the desired operations are not successful, start the debugger to find what caused logical errors.
- (4) If program operations are checked successfully, use the ICE to evaluate the audio signal output. First, evaluate sound signals only with the ICE. In this evaluation process, the delay memory and microcomputer of the ICE are used.

Second, start the total evaluation on an application system. In this evaluation stage, the AD/DA converters, microcomputer, and delay memory on the user application system are used.

Figure A-4 shows the entire program development tool system for the D<sup>2</sup>SP.

The software tools such as the assembler, debugger, simulator can be run on an IBM PC-AT compatible machine or an AX personal computer. The ICE is also controlled by such a host personal computer.




Figure A-3. Applications Development Flow




Figure A-4. Entire Support Tool System for Microprogram Development

#### (1) Debugger

The debugger is a software support tool designed to realize virtual  $D^2SP$  functional circuits. In this virtually emulated  $D^2SP$  environment, user application programs can be evaluated as if they were executed on the real chip. The debugger is used mainly for logics analysis and detailed data analysis.

Major functions of the debugger are listed in the table below, with brief explanation for each.

- · Display and Edit instructions
- These instructions can be used to display the contents of memory and registers on a screen and to update them.
- · Memory Fill instruction
- This instruction is used to fill a specified memory address range with a desired value.
- · Move instruction
- This instruction is used to transfer the data in a specified memory address range to another range.
- · Memory Load and Save instructions
- These instructions are used to transfer data between memory and disk. The memory load instruction enables the data transfer from a disk file to memory while the memory save instruction allows the data transfer from memory to a disk file.
- · Assemble and Unassemble instructions
- The assemble instruction is used to convert mnemonics into machine codes.
- The unassemble instruction is used to convert memory data back to mnemonics.
- Emulation instruction control instruction and Break point instruction
- These instructions are used to execute the  $D^2SP$  program and trace its operations. The break point instruction is used to set a point where the program execution stops.

Table Major debugger functions

#### (2) Outline of the simulator functions

The application programs can be tested in the following sequence:

- · Inputting digital audio signals to the D2SP chip,
- · Executing a program,
- · Converting the audio output into analog signals, and
- · Measuring the analog signals with an oscilloscope or frequency characteristics meter (or sweep meter).

The simulator enables the above operations on a personal computer.

Figure A-5 shows the signal waveform measurement.

This simulator has the following three measurement functions:

- 1) Audio output waveforms (sine waves) with respect to audio input waveforms (sine waves)
- 2) Frequency characteristics of audio output (AOUT)
- 3) Impulse response characteristics of audio output




Figure A-5. Display of Various Waveforms




Figure A-6. Display of Frequency Characteristics




Figure A-7. Impulse Response Waveforms (Limit Cycle Characteristic)

#### (3) ICE outline

The In-Circuit Emulator (ICE) provides an operating environment where the application program already checked by the simulation debugger is executed and then outputs audio signals. The ICE functions can be divided into two: One is the program evaluation by outputting audio signals only on the ICE. In this evaluation method, delay can be produced by the DRAM in the ICE system. The other is the final program evaluation by connecting a user application board to the ICE system. In this test method, the interfaces to the controlling microcomputer and other various peripheral ICs on the application board can be evaluated. Figure A-8 shows the ICE system configuration for the entire evaluation using a user application board.





Figure A-8. Final Evaluation System Configuration with an Application Board and ICE

#### ICE functions

- · The ICE has debugging functions
- · The ICE consists of unique hardware functions specifically designed as the ICE for audio DSP.
- (a) ICE debugging functions
  - (1) Execution command: Allows the program execution to continue until a break point is detected. It also enables the program execution in the step mode or in the trace mode.
  - (2) Break function: Enables the user to set a desired break point.
  - (3) The edit dump command is useful in displaying the conditions of a specified memory area after the break of program execution. The register edit command is used to convert the contents of a present specified register.
  - (4) The memory dump command is useful in displaying the contents of a specified memory area when the program execution breaks. On the other hand, the edit command is used to edit the contents of a specified memory area when the program execution breaks.
  - (5) Program modification and confirmation: Enables the user to modify part of the program and to check how it works.
- (6) Other functions: Memory management facility and so on. For details, refer the sections following section 8-3. (b) Unique ICE hardware configuration
  - (1) Audio data input/output: Digital Interface Receiver (DIR).


    This function allows direct input of audio digital data. Digital Interface Transmitter (DIT). This function allows direct output of 3-channel digital audio data.
  - (2) DRAM : Delay DRAM for audio signal. 256k ( $64k \times 4$  bits)  $\times$  2. 1M ( $256k \times 4$  bits)  $\times$  2
  - (3) Evaluation function of serial input/output: Z80 microcomputer for evaluating serial input/output. This control unit makes an access to the D<sup>2</sup>SP instead of any controlling microcomputer to adjust the serial input/output operations.

## **Example Application System**




### **Instruction Bit Map**

The instruction bit map is shown below.



Instruction Bit Map Diagram



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2001. Specifications and information herein are subject to change without notice.