



Image Data Compression/Expansion Processor

Overview

The LC8213 is an IC that compresses (codes) and expands (decodes) binary image data used for facsimiles, etc. This LC8213 can be used in office automation equipment such as G3/G4 facsimiles, image file systems, digital photocopiers, and workstations.

The coding method is based on the MH (Modified Huffman), MR (Modified Relative Element Address Designate), and MMR (Modified MR) coding methods regulated by CCITT T.4 and T.6.


Features

- CCITT T.4 and T.6 MH, MR, MMR coding methods.
- Compatible with G3 and G4 facsimiles.
- No. of main scanning direction pixels Max. 64k bits.
- Line skip mode.
- 8/16 bit image memory bus, 8-bit CPU bus.
- Transfer of data between CPU bus and image memory bus.
- DMA transfer function between image memory and I/O device.
- System clock Max. 20MHz.
- CMOS low power dissipation.

Package Dimensions

unit:mm

3174-QIP80E



Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0V$

Parameter		Symbol	Conditions	Ratings	Unit
Maximum supply voltage		V _{DD} max		-0.3 to +7.0	V
Input/output voltage		V _I , V _O		-0.3 to V _{DD} +0.3	V
Allowable power dissipation		Pd max	Ta≤70°C	350	mW
Operating temperature		Topr		-30 to +70	°C
Storage temperature		Tstg		-55 to +125	°C
Resistance against	Manual solder		3 seconds	350	°C
solder heat	Reflow		10 seconds	235	°C

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

LC8213

Allowable Operating Ranges at $Ta=-30\ to\ +70\ ^{\circ}C,\ V_{SS}=0V$

Parameter	Symbol	Conditions	Ratings			Unit
Farameter	Symbol	Conditions	min	typ	max	Offit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
Input voltage range	V _{IN}		0		V_{DD}	V

DC Characteristics at $Ta=-30~to~+70^{\circ}C,~V_{SS}=0V,~V_{DD}=4.5~to~5.5V$

Parameter	Symbol	Conditions		Ratings		Unit	
r alametei	Symbol	Conditions	min	typ	max	Offic	
Input high-level voltage	V _{IH}	TTL compatible	2.2			V	
Input low-level voltage	V _{IL}	TTL compatible			0.8	V	
Input leakage current	ΙL	V _{IN} =V _{SS} , V _{DD}	-25		+25	μΑ	
Output high-level voltage	Voн	I _{OH} =-3mA	2.4			V	
Output low-level voltage	V _{OL}	I _{OL} =3mA			0.4	V	
Output leakage current	loz	During high impedance output	-100		+100	μΑ	
Oscillation frequency	fosc	CLK			20	MHz	
Supply current	I _{DD}			15	30	mA	

AC Characteristics Clock Reset Timing

Parameter	Symbol	Conditions	Ratings				
i arameter	Gymbol	Conditions	min	typ	max	Unit	
Clock cycle time	tCLK		50			ns	
Clock low-level width	tCKL		15			ns	
Clock high-level width	tCKH		15			ns	
Reset pulse width	tRSTW		6tCLK			ns	

CPU Interface


Parameter	Symbol	Conditions		Ratings		Unit	
Faiametei	Symbol	Conditions	min	typ	max		
Address setup time	tAS		20			ns	
Address hold time	tAH		10			ns	
Read pulse width	tRW		100			ns	
Read data delay time	tRD				100	ns	
Read data hold time	tRH		10			ns	
Write pulse width	tWW		100			ns	
Write data setup time	tDS		20			ns	
Write data hold time	tWH		10			ns	
DACK setup time	tDAS		20			ns	
DACK hold time	tDAH		10			ns	
DREQ delay time	tDRQ				2tCLK +70	ns	

LC8213

Image Memory Interface

Parameter Symbol	Conditions	min			
		'''''	typ	max	Unit
AEN ↓ delay time tAEL				70	ns
AEN ↑ delay time tAEH				70	ns
AST ↑ delay time tASH				70	ns
AST ↓ delay time tASL				70	ns
Control signal valid delay time tRWV				70	ns
Control signal invalid delay time tRWH				70	ns
MRD, IORD ↓ delay time tRDL				70	ns
MRD, IORD ↑ delay time tRDH				70	ns
MWR, IOWR ↓ delay time tWRL				70	ns
MWR, IOWR ↑ delay time tWRH				70	ns
UDE, LDE ↓ delay time tDEL				70	ns
UDE, LDE ↑ delay time tDEH				70	ns
MDEN ↓ delay time tMDL				70	ns
MDEN ↑ delay time tMDH				70	ns
Address valid delay time tMAV				100	ns
Address hold time tMAH		25			ns
Read data setup time tDSR		10			ns
Read data hold time tDHR		0			ns
Write data delay time tDDW				80	ns
Write data hold time tDHW		10			ns
BREQ ↑ delay time (for IDREQ ↑) tBRH		2tCLK +20		4tCLK +70	ns
BREQ ↓ delay time tBRL				70	ns
IDACK ↓ delay time (for BACK ↓) tDACD		3tCLK +20		13tCLK +70	ns
IDACK ↓ delay time (for CLK ↑) tDACL				70	ns
IDACK ↑ delay time tDACH				70	ns
DTC ↑ delay time tDTCH				70	ns
DTC ↓ delay time tDTCL				70	ns
READY setup time tRDYS		30			ns
READY hold time tRDYH		30			ns

Block Diagram



• CPU interface

This is an interface circuit with the general purpose 8-bit CPU. The operation mode can be set, etc., by accessing the interface register and parameter register.

• Sequence controller

Each block is controlled by the coded and decoded process algorithm.

• Coding section

The change points of the pixels are detected and judged, and a code in each mode is generated. The coded data is transferred to the data bus via the FIFO (EFIFO) for 8-bit \times 4-word coding.

• Decoding section

The coded data in each mode is judged and the reproduced pixel data is generated. The coded data is transferred to the data bus via the FIFO (DFIFO) for decoding.


• Image memory interface

Reading and writing of the image memory and control of the DMA transfer on the image memory bus is performed.

Pin Assignment

I : Input pinO : Output pinB : Bidirectional pin

P: Power pin NC: Not connected



No.	Pin name	Туре
1	CS	I
2	RD	1
3	WR	I
4	A2	I
5	A1	I
6	A0	I
7	V_{DD}	Р
8		NC
9	D7	В
10	D6	В
11	D5	В
12	D4	В
13	V _{SS}	Р
14	D3	В
15	D2	В
16	D1	В
17	D0	В
18		NC
19	V_{DD}	Р
20	IREQ	0
21	DREQ	0
22	DACK	I
23		NC
24		NC
25		NC
26		NC
27	RESET	1
28	CLK	1
29	V _{SS}	Р
30	TEST4	1

No.	Pin name	Type
31	V_{DD}	Р
32	TEST3	ı
33	TEST2	ı
34	TEST1	I
35	TEST0	I
36		NC
37	BREQ	0
38	BACK	I
39	IDREQ	I
40	IDACK	0
41	ĀĒN	0
42	AST	0
43	MDEN	0
44	MRD	0
45	MWR	0
46	ĪŌRD	0
47	IOWR	0
48	LDE	0
49	UDE	0
50	READY	I
51	DTC	0
52	V _{SS}	Р
53	V _{DD}	Р
54	MA23	0
55	MA22	0
56	MA21	0
57	MA20	0
58	MA19	0
59	MA18	0
60	MA17	0

No.	Pin name	Type
61	MA16	0
62	MA/MD15	0
63	V _{SS}	Р
64	MA/MD14	В
65	MA/MD13	В
66	MA/MD12	В
67	MA/MD11	В
68	MA/MD10	В
69	MA/MD9	В
70	MA/MD8	В
71	MA/MD7	В
72	V _{SS}	Р
73	V _{DD}	Р
74	MA/MD6	В
75	MA/MD5	В
76	MA/MD4	В
77	MA/MD3	В
78	MA/MD2	В
79	MA/MD1	В
80	MA/MD0	В

LC8213

Pin Descriptions

CPU Interface

Pin name	Pin No.	I/O	Descriptions
CS	1	I	Chip select for the CPU to access the LC8213 (low active).
RD	2	I	Read. Set to "L" when the CPU is to read out the LC8213 register.
WR	3	ı	Write. Set to "L" when the CPU is to write out the LC8213 register.
A2	4	I	Address input for when the CPU accesses LC8213.
A1 A0	5 6		
D7 D6 D5 D4 D3 D2 D1	9 10 11 12 14 15 16	I/O 3 states	Bidirectional 8-bit data bus
IREQ	20	0	Interrupt request signal for the CPU. By reading out the INTR (interrupt request register) the CPU can find the cause of the interruption. IREQ is set to "L" when the CPU reads INTR.
DREQ	21	0	DMA request signal for the external DMA controller. This will be set to "H" in the following cases. * Data exists in the EFIFO during the coding processes. * An empty space exists in the DFIFO during decoding processes. * The DBUF can read/write during data transfer between the image memory bus and CPU bus.
DACK	22	I	DMA acknowledge signal from the external DMA controller. If DACK is set to "L" during coding or decoding, EFIFO and DFIFO will be accessed. DBUF will be accessed if DACK is set to "L" during data transfer between the image memory bus and CPU bus.

Image Memory Interface

Pin name	Pin No.	I/O	Descriptions
MA23 MA22 MA21 MA20 MA19 MA18 MA17 MA16	54 55 56 57 58 59 60 61	O 3 states	High-order 8-bit address of the image memory.
MA/MD15 MA/MD14 MA/MD13 MA/MD12 MA/MD10 MA/MD9 MA/MD9 MA/MD9 MA/MD5 MA/MD5 MA/MD4 MA/MD3 MA/MD3 MA/MD3 MA/MD1 MA/MD1 MA/MD1 MA/MD1	62 64 65 66 67 68 69 70 71 74 75 76 77 78	I/O 3 states	Low-order 16-bit address and 16-bit data bus for the image memory.
ĀĒN	41	0	This is set to "L" when the LC8213 is the bus master to the image memory. If AEN="H", MA/MD, MRD, MWR, IORD, IOWR, UDE and LDE will be a HiZ output.
AST	42	0	This signal indicates that an address is being output to MA/MD15 to MA/MD0.
MDEN	43	0	This signal indicates that the LC8213 is using MA/MD15 to MA/MD0 as data buses.
UDE	49	O 3 states	This signal indicates that the high-order bits of the data bus are being used.
LDE	48	O 3 states	This signal indicates that the low-order bits of the data bus are being used.
MRD	44	O 3 states	This is set to "L" when data is being read out of the image memory.
MWR	45	O 3 states	This is set to "L" when data is being written into the image memory.
IORD	46	O 3 states	This is set to "L" when data is being read out of the I/O device.
ĪŌWR	47	O 3 states	This is set to "L" when data is being written into the I/O device.
BREQ	37	0	This signal is used for the LC8213 to request usage rights from the image memory bus.
BACK	38	ı	Input signal allowing the LC8213 to use the image memory bus.
IDREQ	39	ı	Input signal used for the I/O device to request DMA from the LC8213.
IDACK	40	0	DMA acknowledge signal from LC8213.
READY	50	I	This signal is used to delay the read/write signal when using low speed image memory or an I/O device.
DTC	51	0	This signal indicates that the DMA transfer has been completed.

Others

Pin name	Pin No.	I/O	Descriptions
CLK	28	I	External clock (Max. 20MHz)
RESET	27	I	Reset
TEST0	35	I	For testing
TEST1	34		This is normally fixed to "L".
TEST2	33		
TEST3	32		
TEST4	30		
V _{DD}	7, 9, 31, 53, 73		Power supply (+ 5V)
Vss	13, 29, 52, 63, 72		GND

Explanation of Function

· Coding method

The coding method follows the CCITT T.4, T.6 MH, MR and MMR coding methods that are the standard for the G3 and G4 facsimiles.

· Processing mode

A maximum of 64k lines for processing can be set, and processing per block is possible. Processing per line is also possible. The coding and decoding FIFOs are built-in, and coding and decoding can be performed alternately for several lines at a time.

When coding, the LC8213 reads the image data in order from the start address of the image memory set in the register. This data is coded and written into the coding FIFO. When the set number of lines have been processed, the CPU is interrupted.

When decoding, the LC8213 reads the coded data from the decoding FIFO, reproduces the image data, and writes it into the image memory. When the set number of lines have been processed or a decoding error occurs, the CPU is interrupted.

• Line skip mode

This mode allows the coded amount of blank lines to be decreased to half of the minimum transmission bits. The line skip bit (blank line judgement bit) is added to the end of the EOL code, and a fill bit is added to the blank line so that the coded amount is half of the minimum transmission bits. For lines that are not completely blank, the normal codes are transmitted after the line skip bit.

• CPU interface

This interface has an 8-bit data bus, and various operation modes can be set by accessing the interface register. As interface terminals for the external DMA controller are built-in, DMA transfer between the LC8213 and the CPU bus memory is possible.

• Image memory interface

The image memory address space has 16M bytes.

The data bus size can be selected from 8-bit or 16-bit.

• DMA transfer function

DMA transfer is performed between the image memory and I/O device with the internal DMA controller. A maximum of 64k lines can be set for transferring.

• Data transfer function

Data transfer can be performed without coding/decoding between the CPU bus and image memory bus.

• Pad bit processing


Pad bit processing can be selected. Pad bit processing is a function that outputs a "0" after 1 line of coded data so that it is an 8-bit unit.

• Parameter settings


The following parameters can be set to the listed values.

· No. of processing bits per line (byte unit)	1 to 8k bytes
· Document width (byte unit)	1 to 8k bytes
· No. of processing lines	1 to 64k
· Minimum transmission bits per line	0 to 64k
· K parameters during MR coding	0 to 64k
· No. of processing lines for DMA transfer	1 to 64k
· No. of EOL that structure RTC code	0 to 255


The document width and no. of processing bits per line can be set separately, so a part of the document can be cut and coded or decoded.




CPU Read Timing



CPU Write Timing



DMA Controller Read Timing



DMA Controller Write Timing






Image Memory Access



DMA Transfer



Clock Reset Timing

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 2001. Specifications and information herein are subject to change without notice.