CMOS LSI



**Dot Matrix LCD Driver** 

## **Overview**

SANYO

The LC7943D is a large-scale dot matrix LCD common driver LSI. The LC7943D contains an 68-bit bidirectional shift register and is equipped with a 4-level LCD driver. The input/output pins for cascade connection can be used to further increase the IC's number of bits. The LC7943D can be used in conjunction with segment driver LC79400D, LC79401D (QIP100D) to drive a wide-screen LCD panel.

No. 4347

### Features

- On-chip LCD drive circuit (68 bits)
- Display duty selection ranging from 1/64 to 1/256
- On-chip input/output pins support further increases in bit number
- Supports externally supplied bias voltage
- Operating power supply voltage/operating temperature include

 $V_{DD}$  (logic section) : 5 V ±10 % / -20 to +75 °C

 $V_{DD}$ - $V_{EE}$  (LCD section) : 12 V to 32 V / -20 to +75°C

CMOS process

### **Package Dimensions**

unit : mm 3177-QIP80D



No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/orime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:

- ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 3-10, 1 Chome, Ueno, Taito-ku, TOKYO, 410 JAPAN

#### **Pin Assignment**



#### Equivalent Circuit Block Diagram



Pin	Descriptions
-----	--------------

Pin No	Pin name	Input/Output			Functions		-	
32	V <sub>DD</sub>		V <sub>DD</sub> and V <sub>SS</sub> : Power supply for logic section					
34	V <sub>SS</sub>	Power supply						
27	V <sub>EE</sub>		V <sub>DD</sub> and V <sub>EE</sub> : Power supply for LCD drive circuit					
30	V1		Power supply for LCD drive level					
29	V2	Power supply	V1 and V <sub>EE</sub> : Select level					
28	V3		V2 and V5 : Non-select level					
36	СР	Input	Bidirectional shift register shift clock (triggering on the trailing edge)					
37	DIO1	Input/Output		<b>-</b>				
26	DIO68	input output	RS/LS	DIO1	DIO68	Shift Dire		
33	RS/LS	Input		IN	Ουτ	01→0		
			ЦН	Ουτ	IN	O68>	01	
35	M	Input	LCD drive out	out alternating c	current (AC) signa	1		
31	DISP OFF	Input	O1 to O68 output controlling Input pins					
38 	O1 043		LCD drive output As shown in the following table, output levels switch in particular combination of scan data, M and DISP OFF signa					
	043	Output	М	Data	DISP OFF	Output		
1			L	L	н	V2		
25	000		L	Н	н	VEE		
20	O68		н	L	н	V5		
			н	н	н	V1		
	1 1		1		1 1		1	
			•	•	L	V1		

# **Specifications**

Absolute Maximum Ratings	unit		
Maximum supply voltage (LOGIC)	V <sub>DD</sub> max	-0.3 to +7.0	v
Maximum supply voltage (LCD)	V <sub>DD</sub> -V <sub>EE</sub> max *1	0 to 35	v
Maximum input voltage	V <sub>1</sub> max	-0.3 to V <sub>DD</sub> +0.3	v
Storage temperature range	Tstg	-40 to +125	°C

\*1: The following relations between elements should be maintained:  $V_{DD} \ge V1 > V2 > V5 > V_{EE}$ ,  $V_{DD} - V2 \le 7V$ ,  $V5 - V_{EE} \le 7V$ .

Allowable Operating	Ranges at 7	$Ta = -20 \text{ to } +75^{\circ}C, V_{SS} = 0V$	min	typ	max	unit
Supply voltage (LOGIC)	V <sub>DD</sub>		4.5		5.5	v
Supply voltage (LCD)	VDD-V <sub>EE</sub>	*2, *3	12		32	· <b>V</b>
Input "H" level voltage	VIH	DIO1, DIO68, CP, M, RS/LS, DISP OFF	$0.8V_{DD}$			v
Input "L" level voltage	V <sub>IL</sub>	DIO1, DIO68, CP, M, RS/LS, DISP OFF			0.2V <sub>DD</sub>	v
CP (Shift Clock)	f <sub>CP</sub>	CP			1	MHz
CP (Pulse width)	twc	СР	125			D\$
Setup time	t <sub>SETUP</sub>	DIO1 $\rightarrow$ CP, DIO68 $\rightarrow$ CP	100			ns
Hold time	t <sub>HOLD</sub>	DIO1 $\rightarrow$ CP, DIO68 $\rightarrow$ CP	100			ns
CP Rise-Fall Time	t <sub>R</sub>	СР			50	ns
	t <sub>F</sub>	СР			50	ns

\*2 The following relations between elements should be maintained:  $V_{DD} \ge V1 > V2 > V5 > V_{EE}$ ,  $V_{DD} - V2 \le 7V$ ,  $V5 - V_{EE} \le 7V$ .

\*3 When the power supply is turned on, power to the LCD drive is turned on after or simultaneously with the turning on of the logic section's power supply. When the power supply is turned off, the logic power supply is turned off after or at the same time the LCD driver power supply is turned off.

### LC7943D

Electrical Characteri	stics at Ta =	= 25±2°C, V <sub>SS</sub> = 0V, V <sub>DD</sub> = 5V±10%	min	typ	max	unit
Input "H" level current	I <sub>CH</sub>	$V_{IN} = V_{DD}, V_{DD} = 5.5V; DIO1, DIO68, CP, M, RS/LS, DISP OFF$			1 -	μA
Input "L" level current	I <sub>IL</sub>	$V_{IN} = V_{SS}, V_{DD} = 5.5V; DIO1, DIO68, CP, M, RS/LS, DISP OFF$	-1			μA
Output "H" level voltage	v <sub>он</sub>	$I_{OH} = -0.4 \text{mA}, V_{DD} = 4.5 \text{V};$ DIO1, DIO68	V <sub>DD</sub> 0.4			v
Output "L" level voltage	V <sub>OL</sub>	$I_{OL} = 0.4 \text{mA}, V_{DD} = 4.5 \text{V};$ DIO1, DIO68			0.4	v
Driver On Resistor	<b>R<sub>ON</sub></b> (1)	$V_{DD} V_{EE} = 30V,  V_{DE} V_0  = 0.5V,$ $V_{DD} = 4.5V *4; O1 to O68$			1.0	kΩ
	R <sub>ON</sub> (2)	$V_{DD} V_{EE} = 20V,  V_{DE} V_{O}  = 0.5V,$ $V_{DD} = 4.5V *4; O1 to O68$			1.0	kΩ
Consumable current (1)	I <sub>SS</sub>	$V_{DD}-V_{EE} = 30V, CP = 14kHz,$ no-load, $V_{DD} = 5.5V; V_{SS}$			100	μA
Consumable current (2)	I <sub>EE</sub>	$V_{DD}-V_{EE} = 30V, CP = 14kHz,$ no-load, $V_{DD} = 5.5V; V_{EE}$			100	μA
Input Capacity	C <sub>1</sub>	f = 1MHz; CP		5		pF
*4 $V_{DE} = V1$ or $V2$ or $V5$	or $V_{EE}$ , $V1 = V_D$	$v_{D}$ , V2 = 16/17 (V <sub>DD</sub> -V <sub>EE</sub> ), V5 = 1/17 (V <sub>DD</sub> -V <sub>EE</sub> )				
Switching Characteristics at Ta = $25\pm2^{\circ}$ C, V <sub>SS</sub> = 0V, V <sub>DD</sub> = $5V\pm10\%$				typ	max	unit
Output Delay Time	t <sub>PLH</sub> t <sub>PHL</sub>	$CL = 15PF; CP \rightarrow DIO1, CP \rightarrow DIO68$ $CL = 15PF; CP \rightarrow DIO1, CP \rightarrow DIO68$			250 250	ns ns

**Switching Characteristics** 



No. 4347-4/4