



### **Dot Matrix LCD Driver**

### Overview

The LC79431D is a large-scale dot matrix LCD common driver LSI. The LC79431D contains an 80-bit bidirectional shift register and a 4-level LCD driver. The input/output pins for cascade connection can be used to further increase the bit count. The LC79431D can be used in conjunction with segment driver LC79400D or LC79401D (QFP100D) to drive a wide-screen LCD panel.


### **Features**

- On-chip LCD drive circuit (80 bits)
- Display duty of 1/64 to 1/256 selectable
- On-chip input/output pins support a further increase in bit count
- Supports externally supplied bias voltage
- Operating supply voltage/operating temperature are:  $V_{DD}$  (logic block)  $\,$  : 5 V  $\pm 10$  % / -20 to +75 °C  $V_{DD}\text{--}V_{EE}$  (LCD block)  $\,$  : 12 V to 32 V / -20 to +75 °C
- CMOS process

## **Package Dimensions**

unit: mm

#### 3180-QFP100D



## **Specifications**

### Absolute Maximum Ratings at $Ta = 25\pm2^{\circ}C$ , $V_{SS} = 0V$

Parameter	Symbol	Ratings	Unit
Maximum supply voltage (logic)	V <sub>DD</sub> max	−0.3 to +7.0	V
Maximum supply voltage (LCD)	V <sub>DD0</sub> – V <sub>EE</sub> max *	0 to 35	V
Maximum input voltage	V <sub>IN</sub> max	−0.3 to V <sub>DD</sub> +0.3	V
Storage temperature range	Tstg	-40 to +125	°C

Note: \* The voltages V1, V2, and V5 must obey the relationships:  $V_{DD} \ge V1 > V2 > V5 > V_{EE}, V_{DD} - V2 \le 7V, V5 - V_{EE} \le 7V.$ 

### LC79431D

# Allowable Operating Ranges at Ta=-20 to $+75^{\circ}C,\,V_{SS}=0V$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage (logic)	V <sub>DD</sub>		4.5		5.5	V
Supply voltage (LCD)	V <sub>DD</sub> - V <sub>EE</sub>	*1, *2	12		32	V
Input high level voltage	V <sub>IH</sub>	DIO1, DIO80, CP, M, RS/LS, DISP OFF	0.8V <sub>DD</sub>			V
Input low level voltage V <sub>IL</sub>		DIO1, DIO80, CP, M, RS/LS, DISP OFF			0.2V <sub>DD</sub>	V
CP (shift clock)	f <sub>CP</sub>	СР			1	MHz
CP (pulse width)	t <sub>WC</sub>	СР	63			ns
Setup time	t <sub>SETUP</sub>	$DIO1 \to CP, DIO80 \to CP,$	100			ns
Hold time	t <sub>HOLD</sub>	$DIO1 \to CP, DIO80 \to CP,$	100			ns
CP rise/fall time	t <sub>R</sub>	CP			50	ns
Of fischall time	t <sub>F</sub>	CP			50	ns

## Electrical Characteristics at Ta = 25±2°C, $V_{SS}$ = 0V, $V_{DD}$ = 5V±10%

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high level current	I <sub>IH</sub>	$V_{IN} = V_{DD}$ , $V_{DD} = 5.5 \text{ V}$ ; DIO1, DIO80, CP, M, RS/LS, $\overline{\text{DISP OFF}}$			1	μА
Input low level current	current $I_{IL}$ $V_{IN} = V_{SS}, V_{DD} = 5.5 \text{ V; DIO1, DIO80,}$ $CP, M, RS/LS, \overline{DISP OFF}$		-1			μА
Output high level voltage	V <sub>OH</sub>	$I_{OH} = -0.4 \text{ mA}, V_{DD} = 4.5 \text{ V};$ DIO1, DIO80	V <sub>DD</sub> -0.4			V
Output low level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 0.4 mA, V <sub>DD</sub> = 4.5 V; DIO1, DIO80			0.4	V
Drive-on resistor	R <sub>ON</sub> (1)	$V_{DD} - V_{EE} = 30 \text{ V},   V_{DE} - V_{O}   = 0.5 \text{V}$ $V_{DD} = 4.5 \text{ V *; O1 to O80}$			1.0	kΩ
Dive-on resistor	R <sub>ON</sub> (2)	$V_V - V_{EE} = 20 \text{ V, }   V_{DE} - V_O   = 0.5 \text{ V,}$ $V_{DD} = 4.5 \text{ V *; } O1 \text{ to } O80$			1.0	kΩ
Current drain (1)	I <sub>SS</sub>	$V_{DD}$ – $V_{EE}$ = 30 V, CP = 14 kHz, no load, $V_{DD}$ = 5.5 V; $V_{SS}$			100	μА
Current drain (2)		$V_{DD} - V_{EE} = 30V$ , $CP = 14$ kHz, no load, $V_{DD} = 5.5$ V; $V_{EE}$			100	μΑ
Input capacitance C <sub>IN</sub> f = 1 MHz		f = 1 MHz; CP		5		pF


Note: \*  $V_{DE} = V1$  or V2 or V5 or  $V_{EE}$ ,  $V1 = V_{DD}$ , V2 = 16/17 ( $V_{DD} - V_{EE}$ ), V5 = 1/17 ( $V_{DD} - V_{EE}$ )

## Switching Characteristics at $Ta = 25\pm2^{\circ}C$ , $V_{SS} = 0V$ , $V_{DD} = 5V\pm10\%$


Parameter	Symbol	Conditions	min	typ	max	Unit
0	t <sub>PLH</sub>	$C_L = 15pF; CP \rightarrow DIO1, CP \rightarrow DIO80$			250	ns
Output delay time	t <sub>PHL</sub>	$C_L = 15pF; CP \rightarrow DIO1, CP \rightarrow DIO80$			250	ns

Note: 1. The voltages V1, V2, and V5 must obey the relationships: V<sub>DD</sub> ≥ V1 > V2 > V5 > V<sub>EE</sub>, V<sub>DD</sub> – V2 ≤ 7V, V5 – V<sub>EE</sub> ≤ 7V.
 When applying power, apply power to the LCD drive block after applying power to the logic block or apply power to both the blocks simultaneously. When turning off power, turn off power to the logic block after turning off power to the LCD drive block or turn off power to both the blocks simultaneously.

### **Pin Assignment**



## **Equivalent Circuit Block Diagram**




A00987

## LC79431D

# **Pin Descriptions**

Pin No	Pin name	Input/Output	Functions					
90	V <sub>DD</sub>		V <sub>DD</sub> to V <sub>SS</sub> : Power supply for logic block					
92	V <sub>SS</sub>	Power supply						
84	V <sub>EE</sub>		V <sub>DD</sub> to V <sub>EE</sub> : Po	wer supply for LO	CD drive block			
87	V1		LCD drive leve	l power supply				
86	V2	Power supply	V1 to V <sub>EE</sub> : Select level					
85	V5		V2 to V5	Nonselect level				
96	CP	Input	Bidirectional sl	nift register's shift	clock (triggerin	g on the trai	ling edge)	
98 82 91	DIO1 DIO80 RS/LS	Input/Output Input/Output Input					DIO80 OUT	
91	91 RS/LS Input		H (Shift left)	O80 → O1		OUT	IN	
94	М	Input	LCD drive output alternating signal					
89	DISP OFF	Input	O1 to O80 output controlling input pin					
1	01		LCD drive output  The combination of scanning data, M signal, and DISP OFF signal can be used to create output levels as shown below.					
			M	Data	DISP OFF	Outpu	ıt	
		Output	L	L	Н	V2		
			L	Н	Н	V <sub>EE</sub>		
			Н	L	Н	V5		
			Н	Н	Н	V1		
			*	*	L	V1		
80	O80		* Don't care (T	o be set to either	"H" or "L")		_	

#### **Switching Characteristics Diagram**



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.