CMOS IC



# **Dot-matrix LCD Drivers**

#### **Overview**

The LC7940YD and LC7941YD are segment driver ICs for driving large, dot-matrix LCD displays. They read 4bit parallel or serial input, display data from a controller into an 80-bit latch, and then generate LCD drive signals corresponding to that data.

The LC7940YD and LC7941YD feature mirror-image pin assignments, allowing them to be used together to increase component density. They are designed to be used with the LC7942YD common driver to drive large LCD panels.

#### Features

- 80 built-in LCD display drive circuits
- 1/8 to 1/128display duty cycle
- Serial or 4-bit parallel data input
- Chip disable for low power dissipation for large-sized panels
- Bias supply voltags can be supplied externally
- Operating supply voltage and ambient temperature
  - 2.7 to 5.5 V logic supply ( $V_{DD}$ ) at Ta = -20 to +85°C
  - 8 to 20V LCD supply (V\_{DD} V\_{EE} ) at Ta = -20 to +85  $^{\circ}\mathrm{C}$
- CMOS process
- 100-pin flat plastic package

# Specifications

### Absolute Maximum Ratings at Ta = $25 \pm 2^{\circ}$ C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Ratings	Unit
Logic supply voltge	V <sub>DD</sub> max	-0.3 to +7.0	V
LCD supply voltage, See Note below.	V <sub>DD</sub> – V <sub>EE</sub> max	0 to 22	V
Input voltage	V <sub>I</sub> max	–0.3 to V <sub>DD</sub> + 03	V

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that
  exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other
  parameters) listed in products specifications of any and all SANYO products described or contained
  herein.

#### SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# Package Dimensions

unit: mm

#### 3180-QIP100D



Parameter	Symbol	Ratings	Unit
Operating temperature range	T <sub>opr</sub>	-20 to +85	°C
Storage temperature range	T <sub>stg</sub>	-40 to +125	°C

Note

 $V_{DD} \ge V_1 > V_3 > V_4 > V_{EE}$ 

## **Recommended Operating Conditions** at Ta = -20 to $+ 85^{\circ}C$ , $V_{SS} = 0V$

Parameter	Symbol	Conditions		Ratings			
Parameter	Symbol	Conditions	min	typ	max	Unit	
Logic supply voltage	V <sub>DD</sub>		2.7	-	5.5	V	
LCD supply voltage	V <sub>DD</sub> – V <sub>EE</sub>	See Notes 1 and 2.	8	-	20	V	
HIGH-level input voltage	V <sub>IH</sub>	CP, CDI, DI1 to DI3, M, SDI, P/S, DISPOFF and LOAD	0.8V <sub>DD</sub>	_	_	V	
LOW-level inpvt voltage	V <sub>IL</sub>	CP, CDI, DI1 to DI3, M, SDI, P/S,DISPOFF and LOAD	-	_	0.2V <sub>DD</sub>	V	
CP shift clock frequency	f <sub>CP</sub>			-	3.3	MHz	
CP pulsewidth	t <sub>WC</sub>		100	-	-	ns	
LOAD pulsewidth	t <sub>WL</sub>		100	-	-	ns	
DIn and SDI to CP setup time	t <sub>SETUP</sub>		80	-	-	ns	
DIn and SDI to CP hold time	t <sub>HOLD</sub>		80	-	-	ns	
CP to LOAD time	t <sub>CL1</sub>		0	-	-	ns	
CP to LOAD time	t <sub>CL2</sub>		100	-	-	ns	
LOAD to CP time	t <sub>LC</sub>		100	-	-	ns	
CP rise time	t <sub>R</sub>		-	-	50	ns	
CP fall time	t <sub>F</sub>		-	-	50	ns	
LOAD rise time	t <sub>RL</sub>		-	-	50	ns	
LOAD fall time	t <sub>FL</sub>		-	-	50	ns	

#### Notes

1.  $V_{DD} \ge V_1 > V_3 > V_4 > V_{EE}$ 

2. At turn ON, the LCD supply should be energized after or simultaneously with the logic supply. At turn OFF, the logic supply should be cut after or simultaneously with the LCD supply.

## **Electricai Characterfstics** at Ta = 25 $\pm$ 2°C,V\_{SS} = 0V, V\_{DD} = 2.7 to 5.5 V

Parameter	Symbol	Conditions		Unit		
Falance	Symbol Conditions		min	typ	max	Unit
HIGH–level input current	IIH	V <sub>IN</sub> =V <sub>DD</sub> ; LOAD, CP, CDI, P/S, DI1 to DI3, SDI, M, and DISPOFF	-	-	1	μΑ
LOW-level input current	IIL	$V_{IN} = V_{SS}$ ; LOAD, CP, CDI, P/S, DI1 to DI3, SDI, M, and DISPOFF	-	-	-1	μΑ
CDO HIGH-level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -400 μA	V <sub>DD</sub> - 0.4	-	-	V
CDO LOW-levef output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 400 μA	-	-	0.4	V
O1 to O80 driver ON resistance	R <sub>ON</sub>	$V_{DD} - V_{EE} = 18 \text{ V},$ $ V_{DE} - V_{O}  = 0.25 \text{ V}.$ See note	_	2	4	kΩ

### LC7940YD, LC7941YD

Parameter	Symbol	Conditions		Ratings	Unit	
Falalletei	Symbol	Conditions	min	typ	max	Unit
$V_{\mbox{\scriptsize DD}}$ to $V_{\mbox{\scriptsize SS}}$ standby supply current	I <sub>ST</sub>	$\label{eq:cd} \begin{array}{l} \text{CDI} = \text{V}_{\text{DD}}, \\ \text{V}_{\text{DD}} - \text{V}_{\text{EE}} = 18 \text{ V}, \\ \text{f}_{\text{CP}} = 3.3 \text{ MHz}, \\ \text{no output load ; V}_{\text{SS}} \end{array}$	-	-	200	μA
$V_{\mbox{\scriptsize DD}}$ to $V_{\mbox{\scriptsize SS}}$ operating supply current	I <sub>SS</sub>	$\label{eq:VD} \begin{array}{l} V_{DD} - V_{EE} = 18 \text{ V}, \\ f_{CP} = 3.3 \text{ MHz}, \\ I_{LOAD} = 5.156 \text{ kHz}, \\ f_{M} = 52 \text{ Hz} \text{ ;VSS} \end{array}$	-	-	1.0	mA
$V_{\mbox{\scriptsize DD}}$ to $V_{\mbox{\scriptsize EE}}$ operating supply current	I <sub>EE</sub>	$\label{eq:VD} \begin{array}{l} V_{DD} - V_{EE} = 18V, \\ f_{CP} = 3.3 \mbox{ MHz}, \\ f_{LOAD} = 5,156 \mbox{ kHz}, \\ f_{M} = 52 \mbox{ Hz} \ ; V_{EE} \end{array}$	-	-	0.1	mA
CP input capacitance	Cl	f <sub>CP</sub> = 3.3 MHz ; CP	-	5	-	pF

Note

 $V_{DD} = V_1 \text{ or } V_3, \text{ or } V_4 \text{ or } V_{EE}, V_1 = V_{DD}, V_3 = 9/11 \times (V_{DD} - V_{EE}), V_4 = 2/11 \times (V_{DD} - V_{EE})$ 

## Switching Characteristics at Ta = $25\pm2^\circ\text{C}, V_{SS}$ = 0 V, $V_{DD}$ = 2.7 to 5.5 V

Parameter	Symbol	Conditions		Unit		
	Gymbol	Conditions	min	typ	max	
CDO output delay time	t <sub>D</sub>	C <sub>L</sub> = 30 pF	_	-	200	ns

## **Switching Characteristics Waveform**



#### Pad Layout (Top view)



## **Block Diagram**



## **Pin Functions**

Pin	No.	Symbol	1/0	Functions			
LC7940YD	LC7941YD	Synbol	1/0	Functions			
91	90	V <sub>DD</sub>					
86	95	V <sub>SS</sub>	Supply V <sub>DD</sub> – V <sub>SS</sub> is the logic supply.		V <sub>DD</sub> – V <sub>SS</sub> is the logic supply. V <sub>DD</sub> – V <sub>FF</sub> is the LCD supply.		
87	94	V <sub>EE</sub>					
92	89	V <sub>1</sub>		LCD panel drive voltage supplies			
89	92	V <sub>3</sub>	Supply	V <sub>1</sub> and V <sub>EE</sub> are selected levels.			
88	93	V <sub>4</sub>		$V_3$ and $V_4$ are not-selected levels.			
100	81	CP	I	Display data Input clock (falling-edge trigger).			
99	82	CDI	I	Chip disable. Data is read in when LOW, and not road in when HIGH.			
98	83	LOAD	I	Display data latch clock (falling–edge trigger). On the falling edge, the LCD drive signals set by the display data are output.			
97	84	SDI	I	Serial data input.			

### LC7940YD, LC7941YD

Pin	No.	0 mb al	1/0		<b>F</b>	- (1			
LC7940YD	LC7941YD	Synbol	1/0	) Functions					
96	85	DI3	DI3 4-bit parallel data input pins.						
95	86	DI2		Data input		LCD drive	r outputs		
				SDI	04	O8		O80	
			I	DI3	03	07	$\rightarrow$	079	
94	87	D11		DI2	02	O6	$\rightarrow$	078	
				DI1	01	O5		077	
			In serial data input n	node, DI1 to DI3 shou	uld all be tied HIC	GH or LOW.	-		
93	88	М	I	LCD panel drive volt	age output alternatio	n control signal.			
85	96	P/S	I	Data input mode sel	ect. 4-bit parallel inpu	ut when HIGH, a	nd serial inp	ut when LOW	
82	99	CDO	0	Cascade connection pin for extension segment drivers. Data is read out when HIG Goes LOW after data is read out. Connected to the CDI input of the next chip.					
					LCD drive outputs. The output drive leve input as shown below	el is determined by th w.	e display data, N	1 signal and	DISP OFF
				M	Q	DISP OFF	•	Output	
				LOW	LOW	HIGH		V <sub>3</sub>	
1 to 80	80 to 1	OI to O80	0	LOW	HIGH	HIGH		V <sub>1</sub>	
				HIGH	LOW	HIGH		V <sub>4</sub>	
				HIGH	HIGH	HIGH		V <sub>EE</sub>	
				×	×	LOW		V <sub>1</sub>	
				Note x = don't care (tied H	HGH or LOW)				
84	97	DISPOFF	I	O1 to O80 output control input pin. When LOW, V1 is output on the O1 to 080 outputs, See the truth table.					
81	91	NC							
	00	NC	1	No connection.					
83	98	INC.	-	No connection.					

# **Application Notes**

### LCD Panel 1



## LCD Panel 2



### $100\times240\text{--pixel LCD}$ Panel Application

A  $100 \times 240$ -pixel LCD panel requires the following drivers.

- 3×LC7940YD (or LC7941YD) drivers
- 2 × LC7942YD drivers

An example using 1/100 duty cycle is shown below.



- 1. The LC7942YD chips are cascaded by connecting DIO64 on chip I to DIO1 on chip 2. For a 100-bit shift register, 037 to 064 on chip 2 are left open.
- 2. The LC7940YD (or LC7941YD) chips are cascaded by connecting CDO on chip I to CDI on chip 2, and CDO on chip 2 to CDI on chip 3. CDI on chip I is tied to GND, and CDO on chip 3 is not used. This configuration allows the input of 240-bit serial data.



### 100 x 240-pixel LCD Panel Timing Diagram

#### Segment Data Not Multiples of 4

Example.



If this timing data is sent, data elements (m, 229), (m, 230), (m+1, 229), (m+1. 230)... will not appear in the output (O69 and O70 on chip 3). This is because the LC7940YD (or LC7941YD) converts serial/parallel data

in 4-bit units, which also decreases power dissipation . For data that is not a multiple of 4, like 230, the following scheme is used.



In this case, (m, 231) is output on O71 on chip 3, and (m, 232) on O72 on chip 3. However, these outputs are not

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1999. Specifications and information herein are subject to change without notice.