



Dot Matrix LCD Driver

Overview

The LC79400D is a large-scale dot matrix LCD segment driver LSI. Display data transferred from the controller (4-bit parallel format) is processed through 80-bit latching and a LCD drive signal is generated. The LC79400D can be used in conjunction with common driver LC7943D (QIP80D) as well as LC79430D (QIP100D) and LC79431D (QIP100D) to drive a wide-screen LCD panel.

Features

- On-chip LCD drive circuit (80 bits)
- Display duty selection ranging from 1/64 to 1/256
- Supports use of chip disable pin for lower large panel power supply dissipation
- Supports externally supplied bias voltage
- Operating power supply voltage/operating temperature include

 $\begin{array}{ll} V_{DD} \ (logic \ block) & : 5 \ V \pm 10 \ \% \ / \ -20 \ to \ +75 \ ^{\circ}C \\ \\ V_{DD} - V_{EE} \ (LCD \ block) & : 12 \ V \ to \ 32 \ V \ \ -20 \ to \ +75 \ ^{\circ}C \\ \end{array}$


- Data transfer clock provides maximum 3.0 MHz and supports bidirectional shift
- 4-bit parallel data input
- CMOS process
- 100-pin flat plastic package

Specifications

Absolute Maximum Ratings at $Ta = 25\pm2^{\circ}C$, $V_{SS} = 0$ V

unit : mm
3180-QFP100D

Package Dimensions



Parameter	Symbol // /	Conditions	Ratings	Unit
Maximum supply voltage (logic)	V _{DD} max		-0.3 to +7.0	٧
Maximum supply voltage (LCD)	V _{DD} - V _{EE} /max*1		0 to 35	٧
Maximum input voltage	.∀ _I max		-0.3 to $V_{DD} + 0.3$	٧
Storage temperature range	Tstg		-40 to +125	°C

Note: 1. The voltages V_1 , V_3 , V_4 , V_7 , V_{DD} and V_{EE} must obey the relationships: $V_{DD} \ge V1 > V3 > V4 > VEE$, $V_{DD} - V3 \le 7V$, $V4 - V_{EE} \le 7V$

Allowable Operating Ranges at $Ta = -20 \text{ to } +75^{\circ}\text{C}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage (logic)	V _{DD}		4.5	1	5.5	V
Supply voltage (LCD)	V _{DD} - V _{EE}	*2, *3	12	f page the	32	V
Input high-level voltage	V _{IH}	DI1 to 4, CP, LOAD, CDR, CDL R/L, M, DISP OFF	0.8 V _{DD}		A CONTRACTOR OF THE PARTY OF TH	V
Input low-level voltage	V _{IL}	DI1 to 4, CP, LOAD, CDR, CDL R/L, M, DISP OFF			0.2 V _{DD}	V
CP (shift clock)	f _{CP}	CP	// 8	300 A.	3.0	MHz
CP (pulse width)	f _{WC}	CP	100	A. 10	get get	ns
LOAD pulse width	t _{WL}	LOAD	100	44,360,365	A A	ns
Setup time	t _{SETUP}	DI1 to $4 \rightarrow CP$	§ 80°		N. P	ns
Hold time	tHOLD	DI1 to $4 \rightarrow CP$	80			ns
$CP \to LOAD$	t _{CL} 1	CP → LOAD	0	11		ns
	t _{CL} 2	$CP \to LOAD$	100	and the same of th		ns
$LOAD \to CP$	t _{LC}	LOAD → CP	63	A STATE OF THE STA		ns
Rise/Fall time	t _R	CP	ř.		50	ns
	t _F	CP		Jac.	50	ns
	t _{RL}	LOAD			50	ns
	t _{FL}	LOAD	11		50	ns

Note: 2. The voltages V_1 , V_3 , V_4 , V_7 , V_{DD} and V_{EE} must obey the relationships $V_{DD} \ge V1 > V3 > V4 > V_{EE}$, $V_{DD} - V3 \le 7V$, $V4 - V_{EE} \le V3 > V4 > V_{EE}$, $V_{DD} = V3 \le 7V$

Electrical Characteristics at Ta = $25\pm2^{\circ}$ C, $V_{SS} = 0$ V, $V_{DD} = 5$ V±10%

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high-level current	I _{IH}	V _{IN} ≠ V _{DD} ; LOAD, CP, COR (CDL), R/L, DI1 to DI4, M, DISPOFF			1	μΑ
Input low-level current	I _{IL}	V _{IN} = V _{SS} LOAD, CP, CDR (CDL), R/L, DIN to DIA M, DISP OFF	-1			μА
Output high-level voltage	Уон	I _{OH} = -400 µA; CDL (CDR)	V _{DD} - 0.4			V
Output low-level voltage	√ V _{OL}	√ _{OL} ± 400 μA; CDL (CDR)			0.4	V
Driver on resistor	R _{ON} 1	V _{DD} - V _{EE} ≥ 30 V, IV _{DE} - V _O = 0.5 V**; Q1 to Q80		1.5	3.0	kΩ
	R _{ON} 2	V _{DD} - V _{EE} = 20 V, V _{DE} - V _O = 0.5 V**; O1 to 080		2.0	3.5	kΩ
Standby current dissipation	Ist	CDR (CDt) \neq V _{DD} , V _{DD} – V _{EE} = 30 V CP = 3.0 MHz, no-load output: V _{SS}			200	μA
Operation current/dissipation	ls s *⁵	$V_{DD} - V_{EE} = 30 \text{ V, CP} = 3 \text{ MHz,}$ $V_{DD} - V_{EE} = 30 \text{ V, CP} = 3 \text{ MHz,}$ $V_{DD} - V_{EE} = 30 \text{ V, CP} = 3 \text{ MHz,}$			4.0	mA
	I _{SS} **	V _{DD} – V _{EE} = 30 V, CP = 3 MHz, LOAD = 14 kHz, M = 35 Hz; V _{EE}			0.1	mA
Input capacity	C _f *	f = 3.0 MHz; CP		5		pF
$N_0 + \hat{s} + \hat$						

Note: 4. $V_{DE} \neq V1$ or V3 or V4 or V_{EE} , $V1 = V_{DD}$, V3 = 15/17 (V_{DD} - V_{EE}), V4 = 2/17 (V_{DD} - V_{EE})

5. I_{SS} current flows from V_{DD} to V_{SS} .


6. I_{EE} current flows from V_{DD} to V_{EE} .

Switching Characteristics at Ta = 25 \pm 2°C, V_{SS} = 0 V, V_{DD} = 5 V \pm 10%

Parameter	Symbol	Conditions	min	typ	max	Unit
Output delay time	t _D	Load = 15 pF; CDR (CDL)			200	ns

^{3.} When applying power, apply power to the LCD drive block after applying power to the logic block or apply power to both the blocks simultaneously. When turning off power, turn off power to the logic block after turning off power to the LCD drive block or turn off power to both the blocks simultaneously.

Pin Assignment




LC79400D


Pin Descriptions


Din No.	Dinnomo	Innut/Outnut	Functions
Pin No	Pin name	Input/Output	Functions
90	V _{DD}		V _{DD} and V _{SS} : Power supply for logic section
92	V _{SS}	Power supply	
83	V _{EE}		V _{DD} and V _{EE} : Power supply for LCD drive circuit
86	V1		LCD drive level power supply
85	V3	Power supply	V1 and V _{EE} : Select level
84	V4		V3 and V4 : Nonselect level
97	CP	Input	Display data shift clock (triggering on the trailing edge)
81	CDR	Input/Output	Chip disable pin
100	CDL	Input/Output	H level : Data not accepted
			L level : Data accepted
			Pin Name Input/Output R/L Pin Description
			CDR Input L Control input pin for the IC's internal disable F/F.
			CDL Output Output pin of the IC's internal disable F/F.
			Connects to the next stage CDR pin when
			establishing a cascade connection.
			CDL Input H Control input pin for the IC's internal disable F/F.
			CDR Qutput Gutput in of the IC's internal disable F/F. Qonnects to the next stage CDL pin when
			establishing a cascade connection.
			Display data latch clock (triggering on the trailing edge). On the trailing
99	LOAD	Input	edge, output levels switch in response to the particular combination of
		1	display data, M and DISP OFF signals.
93	DI4	Input	R/L Input data and latch address
94	DI3	J. J	05 02 03 04 05 06 07 08 077 078 079 080
95	DI2	and the second	
96	DI1	1/ 4	
		// ***	D10 D14
			01 02 03 04 05 05 07 08
		dian dia samp	014
88	/M	Input	LCD drive output alternating signal
91	R/L	Input	Input pin which performs input/output switching for CDR and CDL pins and directional shift for 4-bit parallel input data.
1	O1:	Output	LCD drive output
2	n2		
			The combination of display data, M signal, and DISP OFF signal can be used
A State		A STATE OF THE STA	to create output levels as shown below.
12 8			M Q DISP OFF Output
79	O 79		L L H V3
80	O80	Į.	L H H V1
			*Don't care
	106		H H H V _{EE} (To be set to either "H" or "L")
89	DISP OFF	Input	Input pin which controls output pins O1 to O80. V1 level is output from O1 to O80 pin output during the low level input interval (See logic table).

Operation Timing (for R/L = H)




Time Chart (1/200 Duty 1/15 Bias)Switching Characteristics





Switching Characteristics



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept the responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice.