



# Sample Rate Converter for Digital Audio

# **Preliminary**

### Overview

The LC78845Q is a synchronous sample rate converter for digital audio signals.


#### **Features**

- Converts data sampled at 32 or 48 kHz to 44.1-kHz sampled data.
- Passes 44.1-kHz sampled data trough without change.
- Supports 384fs and 512fs system clock rates.
- 8× oversampling filters
- Soft muting function
- Built-in PLL circuit

# Package Dimensions

unit: mm

#### 3156-QFP48E



# **Specifications**

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	-0.3 to +7.0	V
I/O voltages	, v <sub>o</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Operating temperature		-30 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

#### **DC Characteristics**

Parameter Symbol Conditions	min	typ	max	Unit
Input voltage range V <sub>IN</sub> Ta ≠-30 to +70°C Input high-level voltage V <sub>IN</sub>	0		$V_{DD}$	V
Input high-level voltage	0.7 V <sub>DD</sub>			V
Input low-lever voltage			0.3 V <sub>DD</sub>	V
Output high-level voltage V <sub>OH</sub> / I <sub>OH</sub> = -1 μA	V <sub>DD</sub> – 0.05			V
Output low-fevel voltage V <sub>OL</sub> I <sub>OL</sub> = 1 μA			V <sub>SS</sub> + 0.05	V

This LSI can easily use CCB that is SANYO's original bus format.




- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

## **AC Characteristics**


## 1. Audio data input

Parameter	Symbol	Conditions	n	nin	týp	max	<b>(</b>	Jnit
BCLKI pulse width	t <sub>BKW</sub>			50		The State of the S		ns
DATAI setup time	t <sub>DS</sub>			20 🧷	£.	A STATE OF THE STA		ns
DATAI hold time	t <sub>DH</sub>			20	42	Sales Sales Sales	A CONTRACTOR OF THE PARTY OF TH	ns
LRCKI hold time	t <sub>LH</sub>		A	25	\$ W		7	ns
LRCKI setup time	t <sub>LS</sub>		A Part of	25	1300	7.0	A	ns




## 2. Audio data output

Parameter	Symbol	Conditions	min	typ	max	Unit
BCLKO pulse width	t <sub>BWO</sub>		100			ns
DATAO output delay time	t <sub>DAD</sub>				25	ns
DATAO setup time	t <sub>DSO</sub>		50			ns
DATAO hold time	t <sub>DHO</sub>		50			ns
LRCKO output delay time	t <sub>LRD</sub>				25	ns
LRCKO setup time	t <sub>LSO</sub>		50			ns
LRCKO hold time	t <sub>LH</sub> Ø		50			ns
WCLKO setup time	twsø		50			ns
WCLKO hold time	<sup>t</sup> wH0	47 % 7/	50			ns




# 3. Serial input (CCB = low)

Parameter	Symbol	Conditions	min	typ	max	Unit
CL pulse width	t <sub>CLW</sub>		50	di v		ns
DI setup time	t <sub>DS</sub>		20	Contract of the second		ns
DI hold time	t <sub>DH</sub>		20 🔏	1	le <sub>bes</sub>	ns
CE pulse width	t <sub>CEW</sub>		50 ]	**	Car Maria	ns
CE setup time	t <sub>CS</sub>		20	42	Mary States and States	ns
CE hold time	t <sub>CH</sub>		20		7	ns
DO0 to DO7 output delay time	t <sub>DOD</sub>				25 Å	ns




## 4. Serial input (CCB = high)

Parameter	Symbol	Conditions	min	typ	max	Unit
CL pulse width	t <sub>CLW</sub>		50			ns
DI setup time	t <sub>DS</sub>		20			ns
DI hold time	<sup>t</sup> øi⊢		20			ns
CE setup time	√ ∕t <sub>cs</sub>		20			ns
CE hold time	<sup>∦</sup> t <sub>CH</sub>		20			ns
DO0 to DO7 output delay time with respect to the rise of CE	t <sub>DOD</sub>				25	ns



### **Pin Assignment**



Although the  $DV_{DD}$  and  $AV_{DD}$  pins in this IC are given different names to correspond to the internal circuit structure, they are connected internally through the circuit substrate. As a result, if different voltages are applied to these pins, abnormal currents will flow in the chip. Since this can cause latchup, power supplies with identical voltages and identical power-on timings must be used.

#### **Pin Functions**

Pin No.	Symbol	Overvjew	Function
1	MKSĒĻ	DF master clock selection	Low: 384fs, high: 512fs
2	INITB	Reset input	Low: initialization operation
3	MCK1	DF master clock input	
4	BCLKI "	Audie signal input	Audio signal bit clock input pin
5 ,	DGND	Digital system ground	
6	DGND	Digital system ground	
Z	DV <sub>DD</sub>	Digital system power supply	
8 9	LRCKI DATAI	Audio signal input	Audio signal left/right clock and data input pins
10	ССВ	Serial input format specification	Selects the input format for data from the microprocessor input pins.
11	SPSEL	Serial/parallel control	Allows certain of the setting pins to be set from serial data over the microprocessor interface.  Low: serial, high: parallel (states set by input pins)


Continued on next page.

## LC78845Q

## Continued from preceding page.

Pin No.	Symbol	Overview	Function
12	CE		Data enable signal input
13	CL	Microprocessor input pins	Shift clock input
14	DI		Address/data input
15	DO7		// * \_\
16	DO6	Parallel data output	Output of 8-bit parallel data according to microprocessor input
17	DO5		
18	DGND	Digital system ground	
19	$DV_DD$	Digital system power supply	
20	DO4		
21	DO3		
22	DO2	Parallel data output	Output of 8-bit paratter data according to microprocessor input
23	DO1		
24	DO0		
25	DATAO	#	
26	LRCKO	Audio signal output	Audio signal outputs (data, left/right clock, word clock, and bit clock)
27	WCLKO	7 Addio Signal Output	Trada digital supplies (data, printight clock, word clock, and bit clock)
28	BCLKO	J. J. J. J.	
29	DGND	Digital system ground	
30	N.C	//	
31	AGND	Analog system ground	
32	VCO	PLL control	Low-pass filter connection
33	VIN	PLL control	Free-running setting
34	R	PLL control	VCO band adjustment
35	STOP	Oscillator stop signal input	Low: oscillator stopped, high: PLL running
36	UNLK	Unlock detection output	Qutputs a high level when the PLL circuit is unlocked.
37	MCK2	Synchronization/clock output	Outputs the clock generated by the VCO.
38	AV <sub>DD</sub>	Analog system power supply	
39	AV <sub>DD</sub>	Analog system power supply	
40	MUTE	Muting	Low: muting off, high: muting on
41	FSEL3	Output data fs selection	Low: fs data, high: 2fs data
42	TEST1	Test pin	Must be held low during normal operation.
43	DV <sub>DD</sub>	Digital system power supply	
44	DV <sub>DD</sub>	Digital system power supply	
45	FSĘĹ2	Apput signal is selection	Selects the fs for the input signal.
46	FSEL1	<u> </u>	Selects the is for the input signal.
47	TEST2	Todal	Must be held low during normal operation.
48	/ TEST3	Test phis	iviusi be neid low during normal operation.
- 1	1 Br. 99	* MI 1 /	

### **Block Diagram**



- Note: 1. BCLKI, LRCKI, ĐATAI 2. BCLKO, LRCKO, ĐATAO, WCLKO 3. R. VIN, VCO, UNLK 4. MKSEL, ESEL1, ESEL2, MUTE, STOP 5, CCB, SPSEL, CE, CL, DI


### **Input and Output Formats**

### 1. Input format

Audio data is input through the audio data input pins (BCLKI, LRCKI, and DATAI) in the following format.

 $MKSEL = L: f_{BCK} = 48fs$ 

 $MKSEL = H: f_{BCK} = 64 fs$ 




### 2. Output format 1

Audio data is output through the audio data output pins (BCLKO, WCLKO, LRCKO, and DATAO) in the following format.

BCLKO = 64fs (fixed)

LRCKO = fs (fixed)

WCLKO = 2fs (fixed)



## 3. Output format 2 (When the input is is 44.1 kHz)

When data sampled at 44.1 kHz is input, that data is output directly without change. The WCLKO output is held low in this case.

### **Pin Settings**

Input master clock setup (when SPSEL is high)
 Input the master clock for the internal digital filters to MCK1 (pin 3). Also, set whether that clock is 384fs or 512fs with MKSEL (pin 1).

Pin	L	Н
MKSEL	384fs	512fs

#### 2. Input data fs setting (when SPSEL is high)

The input data sampling frequency must be set. FSEL1 and FSEL2 (pins 46 and 45) are used for this setting. Data sampled at a 32 or 48 kHz sampling frequency is converted to data with a 44.1 kHz sampling frequency. If data sampled at 44.1 kHz is input, it is passed through unchanged.

Sampling frequency	FSEL1	FSEL2
44.1 kHz	0	×
48 kHz	1	0
32 kHz	1	1


#### 3. Output data setup

The output data can be switched between fs and 2fs. FSEL3 (pin 41) is used to change this setting.

Pin	L	Н
FSEL3	fs	2fs

#### 4. Setup from serial input

The MKSEL, FSEL1, FSEL2, MUTE, and STOP settings can be set using the serial bus by setting SPSEL (pin 11) low. The 8 bits of input data is output in parallel regardless of the SPSEL setting.



Data	INITB = H SPSEL = L	INITB = L
B0 to B3	LSI selection	_
A0 to A3	Address	_
D0	MKSEL	L
D1	FSEL1	L
D2	FSEL2	L
D3	MUTE	Н
D4	STOP	L
D5 to D7	_	Н


Address									
LSB MS								SB	
	В0	В1	B2	В3	A0	A1	A2	<b>A</b> 3	
	0	0	1	0	0	1	1	1	
	HEX : E4						a.		

The data and the signals correspond as listed in the tables. Since the external pins (MKSEL etc.) set by the serial input are unused, applications must assure that these pins do not become floating. If initialization is performed, set the initial values listed in the table.

#### 5. Muting


A soft muting function is applied to the data if the MUTE pin (pin 40) is set high when data with a 32 or 48 kHz sampling frequency is input. The input signal values are gradually attenuated so that the data reaches  $-\infty$  1024/fs (seconds) later. When the soft muting function is turned off, the amplitude becomes the same as that of the input 1024/fs (seconds) later.

For input data with a 44.1 sampling frequency, the data is forcibly set to 0 on the next rising edge of the LRCK signal after the MUTE signal goes from low to high. Similarly, data is output on the next rising edge of the LRCK signal after the MUTE signal goes from high to low.



#### 6. Initialization

When power is first applied, the LSI must be initialized when the pin settings are changed. Initialization is performed by holding INITB (pin 2) low for at least 1  $\mu$ s in the state where the MCK1 signal is input after the power supply voltage has stabilized.



#### 7. PLL block

The PLL block generates a 14.112 MHz master clock (MCK2) that is used for all three frequencies; 32, 44.1, and 48 kHz, when either 32 or 48 kHz is specified as the input data sampling frequency.

#### • STOP pin setting


STOP	Function	
L	The VCO is stopped.	
Н	The VCO operates.	

#### • UNLK pin

UNLK	Function	
L Indicates that the PLL circuit is locked.		
Н	Indicates that the PLL circuit is in the unlocked state.	

The UNLK pin is high during unlocked periods and during the 1024/fs (seconds) required for the unlocked to locked transition. The LSI performs the same processing during the locked to unlocked transition as it does when MUTE is high.

#### · External circuits



Symbol	Value	Unit
<b>R</b> 1	150	A CONTRACTOR OF THE PARTY OF TH
R2	5.1 K 💉 📝	Ω
R3	5.1/k	22
<b>R</b> 4	24 K	
ζ	0.02	μF
C2	μГ	
(# CO	0.1	

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept the responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1996. Specifications and information herein are subject to change without notice.