

LC7871E, 7871NE

CD Graphics Decoder

Overview

The LC7871E and LC7871NE are CMOS LSIs that integrate the signal processing functions required for compact disk extended graphics (CD-EG) decoding in a single chip. These products accept the R to W subcode signals output by CDP-DSP products such as the LC7860KA, LC7867E, LC7868E, LC7869E, or LC78681E, and perform de-interleaving, error detection and correction, graphics instruction processing, and image processing.

Functions


- The LC7871E and LC7871NE allow a CD-EG decoder to be constructed with only three chips with the addition of two external DRAMs (64k × 4). (An RGB encoder is provided on chip.)
- The LC7871E and LC7871NE perform subcode synchronization signal interpolation and protection. They also perform R to W signal de-interleaving and error detection and correction.
- These products include two crystal oscillator systems (one for NTSC and one for PAL) which can be easily switched from a control pin. These products generate the reference clocks as well as all internal timings for these two standards by using a 14.31818 MHz crystal for NTSC and a 17.734476 MHz crystal for PAL.
- Control of image display using CD graphics instructions and display processing.
- Composite video 8-bit D/A converter output as well as "define-transparency" 6-bit D/A converter output.
- Support for superimposition
- Microprocessor interface function that supports endproduct upgrades.
- External input pin for channel selection
- Built-in 6-bit RGB D/A converters
- The only difference between the LC7871E and the LC7871NE is in the BGC to VRAM transfer. The LC7871E uses a preset memory instruction for transfer to VRAM, whereas the LC7871NE uses the load CLUT instruction.

Features

- A CD-G decoder can be constructed from only two chips, since no controller is required.
- A CD-EG decoder can be constructed with the addition of two 256-kbit DRAMs since no controller is required.
- Silicon gate CMOS process for low power dissipation
- 5 V single voltage power supply


Package Dimensions

tinit: mm



SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LC7871E, 7871NE



Specifications

Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{SS} – 0,3 to +7.0 ∿	V
Maximum input voltage	V _{IN} max	V _{SS} – 0.3 to V _{DD} + 0.3	No. V
Maximum output voltage	V _{OUT} max	V _{SS} – 0,3 to V _{DD} + 0,3	A CONTRACTOR OF A CONTRACTOR O
Allowable power dissipation	Pd max	500	Mm M
Operating temperature	Topr	-30 to +85	≥ °¢∕
Storage temperature	Tstg	+40 + 125	ୢୖୄ୶ୄୖଡ଼

Allowable Operating Ranges at $Ta=25^{\circ}C,\,V_{SS}$ = 0 V

Storage temperature		i sig	<u>.</u>	101120		
Allowable Operating Ra	anges at 1	$\Gamma a = 25^{\circ}C, V_{SS} = 0 V$		3	and the second sec	
Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}	V _{DD} 1, V _{DD} 2, V _{DD} 3	4.5	and a start of the	5.5	V
	V _{IH} (1)	RESET	0.7 V _{DD}	and the second	V _{DD}	V
Input high level voltage	V _{IH} (2)	SFSY, PW, SBSY, MUTE, TEST, TEST1, TEST2 SON, M1/M2, N/P1, N/P2, PALID, HRESET, VRESET, 1DB0 to 3, 2DB0 to 3	2.2	and the second sec	V _{DD}	V
	V _{IH} (3)	CH0 to 15, DEN, CL, CE, DI	0.8 V _{DD}		V _{DD}	V
	V _{IH} (4)	S	0.9 V _{DD}		V _{DD}	V
	V _{IL} (1)	RESET	V _{SS}		0.3 V _{DD}	V
Input low level voltage	V _{IL} (2)	SFSY, PW, SBSY, MUTE, TEST, TEST, TEST2, SON, M1/M2, N/P1, M/P2, PALID, HRESET, VRESET, 1DB0 to 3, 2DB0 to 3	V _{SS}		0.8	V
	V _{IL} (3)	CH0 to 15, DEN, CL, CE, DI	V _{SS}		0.2 V _{DD}	V
	V _{IL} (4)	S	V _{SS}		0.1 V _{DD}	V
Input middle level voltage	V _{IM}	S	0.37 V _{DD}		0.43 V _{DD}	V
Data setup time	t _{DS}	DI, CL. Figure 1	200			ns
Data hold time	t _{DH}	DI, CL. Figure 1	200			ns
High level clock pulse width	t _{WøH}	¢L, Figure 1	400			ns
Low level clock pulse width	t _{WøL}	ØL: Figure 1	400			ns
DO setup time	t _{DOS} /	DO, CL: Figure 1	250		450	ns
	fin_(1)	XINT		14.31818		MHz
	fin (2)	XIN2		17.734476		MHz
Input frequency	States in	4FSC2		14.31818		MHz
input nequency		PAL mode		17.734476		MHz
في الجر	de de la compa	FSCIN NTSC/mode		3.58		MHz
and the second		PAL mode		4.43		MHz
CE wait time	t _{CP}	CE, CL: Figure 1	400			ns
CE setup time	t _{cs}	CE, CL, Figure 1	0			ns
CE hold time	t _{CH}	CE, ©L: Figure 1	400			ns
Input amplitude	Vin	XIN1, XIN2, 4FSC2, FSCIN: Sine wave, capacitive coupling	0.3		5	Vp-p
Reset pulse width	twres	RESET	400			ns
	æ 7 i					


Electrical Characteristics at Ta = 25°C, V_{SS} = 0 V, V_{DD} = 5 V


	J. S.					
Parameter	Symbol	Conditions	min	typ	max	Unit
I _{DD} (1)		V _{DD} 1		26	40	mA
Current drain	I _{DD} (2)	V _{DD} 2		26	40	mA
	I _{DD} (3)	V _{DD} 3		11	15	mA
Input high level current		$\label{eq:response} \begin{array}{l} \overline{\text{RESET}}, \text{SFSY}, \text{PW}, \text{SBSY}, \text{CE}, \text{DI}, \text{CL}, \text{MUTE}, \text{TEST}, \\ \overline{\text{TEST1}}, \text{TEST2}, \text{SON}, \text{M1/M2}, \text{N/P1}, \text{N/P2}, \overline{\text{VRESET}}, \\ \overline{\text{HRESET}} : \text{V_{IN}} = \text{V}_{\text{DD}} \end{array}$			5	μA
	I _{IH} (2)	CH0 to 15, DEN: $V_{IN} = V_{DD}$	30	100	200	μA

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit
Input low level current	I _{IL} (1)	$\label{eq:reserved_response} \hline \hline RESET, SFSY, PW, SBSY, CE, DI, CL, MUTE, TEST, TEST1, TEST2, SON, M1/M2, N/P1, N/P2, VRESET, HRESET: V_{IN} = V_{SS}$	-5	1~~		μA
	I _{IL} (2)	PALID: $V_{IN} = V_{SS}$	-400,#	-200	····-60	μA
Output high level voltage	V _{OH} (1)	SBCK, TWE, RAS, 1A0 to 7, 2A0 to 7, \overline{CAS} , \overline{OE} , $\overline{2WE}$, CDGM, TRANS0 to 5, 2FSC, YS, \overline{CSYNC} , VSYNC, EFLG, FSX, FSC, 1DB0 to 3, 2DB0 to 3: I _O = -0.5 mA	V _{DD} -1	200	VDD	V V
Output low level voltage	V _{OL} (1)	SBCK, TWE, RAS, 1A0 to 7, 2A0 to 7, CAS, OE, 2WE, CDGM, TRANS0 to 5, 2FSC, YS, CSYNC, VSYNC, EFLG, FSX, FSC, 1DB0 to 3, 2DB0 to 3: I ₀ = 2 mA	V _{SS}		0,4	v
	V _{OL} (2)	DO: I _O = 5 mA	V _{SS}	Strig dis	0.75	V
Output off leakage current	I _{OFF}	DO, 1DB0 to 3, 2DB0 to 3	5		+5	μA
Built-in feedback resistance	RX	XIN1, XIN2, 4FSC2, FSCIN		1/	all the second s	MΩ
6-bit D/A converter reference voltage	V _{REF} (1)	ROUT, BOUT, GOUT, TRANS	3.95	A set A set	4.05	v
6-bit D/A converter output resistance	R _{DA} (1)	ROUT, BOUT, GOUT, TRANS		150		Ω
8-bit D/A converter reference voltage	V _{REF} (2)	VIDEO	3.65	3.70	3.75	V
8-bit D/A converter output resistance	R _{DA} (2)	VIDEO	and the second s	150		Ω
8-bit D/A converter output level	VDAC	VIDEO: Figure 9	and and			
Random read/write cycle time	t _{RC}	Figures 2 and 3	400			ns
Page mode cycle time	t _{PC}	Figures 4 and 5	130			ns
RAS precharge time	t _{RP}	Figures 2, 3, 4, 5 and 6	100			ns
RAS pulse width	t _{RAS}	Figures 2, 3 and 6	120			ns
RAS pulse width (page mode)	t _{RASP}	Figures 4 and 5			18000	ns
RAS hold time	t _{RSH}	Figures 2, 3, 4 and 5	60			ns
CAS hold time	t _{CSH}	Figures 2 and 3	120			ns
CAS pulse width	tCAS	Figures 2, 3, 4 and 5	60			ns
CAS precharge time	t _{CPN}	Figure 6	50			ns
CAS precharge time (page mode)	t _{CP}	Figures 4 and 5	50			ns
Row address setup time	t _{ASB}	Figures 2, 8, 4 and 5	100			ns
Row address hold time	tRAH	Figures 2, 3, 4 and 5	50			ns
Column address setup time	t _{ASC}	Figures 2, 3, 4 and 5	0			ns
Column address hold time	At _{CAH}	Figures 2, 3, 4 and 5	50			ns
Read command setup time	t _{RCS}	Figure 2	150			ns
Read command hold time (referenced to CAS)	t _{RCH}	Figure 2	120			ns
Read command hold time (referenced to RAS)	t RRH	Figure 2	120			ns
Write command setup time	twcs	Figure 3	100			ns
Write command hold time	twoH	Figure 3	50			ns
Write command pulse width	BWP	Figure 3	150			ns
Write data setup time	t _{DS}	Figure 3	100			ns
Write data hold time	t _{DH}	Figure 3	100			ns
CAS setup time (CAS before RAS)	tesr	Figure 6	50			ns
CAS hold time (CAS before RAS)	İ ĊHR	Figure 6	50			ns
RAS precharge · CAS active time	/ t _{RPC}	Figure 6	50			ns
Read data setup time	t _{RDS}	Figures 2, 4 and 5	20			ns
Read data hold time	t _{RDH}	Figures 2, 4 and 5	10			ns
VIDEO setup time	t _{VS}	Superimposition: Figure 7	20		25	ns
SBCK output dolog time -		NTSC mode	4.749		5.029	μs
SBCK output delay time	t _{SD}	Figure 8 PAL mode	4.793		5.075	μs
SBCK cycle frequency	f _{SC}	Figure 8 NTSC mode PAL mode		223.7 221.7		kHz kHz
DW/ sotup time	t		100	<u> </u>		
PW setup time	t _{PWS}	Figure 8	100			ns










Figure 7 Phase Relationships in Superimposition Mode




Figure 9 Composite Video Signal Output (8 bits)

Pin Functions

Pin No.	Pin	I/O	Function
1	S	I	CD DSP selection: High level input: LC7861N/67, middle level input: LC7860K/63, low level input: LC7868/69
2	SBCK	0	P to W subcode read clock
3	SFSY	1	Subcode frame synchronization signal
4	PW	1	P to W subcode data
5	SBSY		Subcode block synchronization signal
6	V _{DD} 1	_	Digital system power supply
7	CE	1	Control during serial input or serial output
8	DO	0	Serial data output
9	DI	1	Serial data input
10	CL		Serial data I/O clock
10	MUTE		Control signal used to specify that the subcode data be handled as invalid
12	V _{SS} 1		Digital system ground
12	CH0	1	
13	CH1	1	
15	CH2	1	
15	CH2 CH3	1	
16	CH3 CH4	1	
17	CH4 CH5	1	// & 2005 //
18		1	//
	CH6		
20	CH7 CH8		Channel selection pins. A high level enables the corresponding channel. These pins have built-in pull-down resistors.
		-	
22	CH9	1	
23	CH10		
24	CH11		
25	CH12	1	
26	CH13	1	
27	CH14	1	
28	CH15		<u> </u>
29	1WE	0	Primary DRAM control
30	RAS	0	Control pin shared by primary and secondary DRAM
31	1A0	0 /	
32	1A1	Q ²² _e x	
33	1A2	0	
34	1A3	0	Primary DRAM address
35	1A4	0	
36	1A5	0	
37	146		
38	1A7	Q	
39	10B0	I/O	Primary DRAM data
40	CAS	0	Control pin shared by primary and secondary DRAM
41	1DB1	ivo)	Primary DRAM data
42	ŌĔ	0	Control pin shared by primary and secondary DRAM
43 / /	1DB2	I/O	Primary DRAM data
<u>44</u>	1DB3	I/O /***	
45	2WE	Q ⁵ s ⁴	Secondary DRAM control
46	2A0	y O'	
47	2A1	0	
48	2A2	0	
49	2Å3,	0	Secondary DRAM address
50	2A4	0	CONTINUE AUTORS
51	2A5	0	
52	2A6	0	
53	2A7	0	

Continued on next page.

Continued from preceding page.

Pin No.	Pin	I/O	Function
54	2DB0	I/O	
55	2DB1	I/O	
56	2DB2	I/O	Secondary DRAM data
57	2DB3	I/O	
58	TEST	I	IC testing
59	CDGM	0	Outputs a high level when reading a CD-G disk
60	TRANS0	0	//
61	TRANS1	0	
62	TRANS2	0	
63	TRANS3	0	Transparency digital output
64	TRANS4	0	
65	TRANS5	0	// 1000000 //
66	V _{SS} 2	_	Analog system ground
67	V _{DD} 2	_	Analog system power supply
68	BIAS1	0	Ripple rejection capacitor connection
69	TRANS	0	Define-transparency 6-bit D/A converter output
70	ROUT	0	Red data 6-bit D/A converter output
71	GOUT	0	Green data 6-bit D/A converter output
72	BOUT	0	Blue data 6-bit D/A converter output
73	V _{SS} 3	_	Analog system ground
74	V _{DD} 3		Analog system power supply
75	BIAS2	0	Ripple rejection capacitor connection
76	VIDEO	0	Composite video output (8-bit D/A converter output)
77	TEST1	1	
78	TEST2	1	IC testing
79	FSCIN	1	Subcarrier clock input (teedback resistor built in)
		0	Vertical synchronization signal output
80	VSYNC	0	2FSC.output
81	2FSC		
82	YS 	0	Superimposition control output
83	CSYNC	0	Composite syncoutput
84	SON		Superimposition on/off
85	EFLG	O _d a i	Error state monitor
86	FSX	0.1	Error state monitor trigger
87	M1/M2	# 	Selects one of two 256 kbit DRAMs: High: one DRAM, low: two DRAMs
88	DEN		Disk information display enable: High: BGC, low: enable (pull-down resistor built in)
89	PALID	 	PAIs mode superimposition control (pull-up resistor built in)
90	HRESET		External horizontal timing control
91	FSC	o	Subcarrier clock output NTSC mode: 3.579545 MHz, PAL mode: 4.433619 MHz
92	VRESET		External vertical timing control
93	4FSC2	1	External superimposition mode clock input (feedback resistor built in)
94	RESET		Reset input
95	N/P1	I	NTSO/PAL selection: High: NTSC, low: PAL (RGB encoder)
96	N/P2	Ø 1	NTSC/PAL selection: High: NTSC, low: PAL (CD-G decoder)
97	XIN2	<u> </u>	√Crystal oscillator connection 17.734476 MHz (PAL)
98	XOUT2	Q. S.	
99	XINT	Joseff Last	Crystal oscillator connection 1/ 21818 MHz (NTSC)
100~	XQUT1	0	Crystal oscillator connection 14.31818 MHz (NTSC)
and the second sec	<u> </u>	entr.	
	Marine State		
	and the second s		

CD-EG Instructions

Of the instructions in the R to W subcode described in the CD Red Book, the LC7871E and the LC7871NE support the following:

- 1. MODE = 0, ITEM = 0: ZERO mode
- 2. MODE = 1, ITEM = 0: LINE GRAPHICS mode
 - Write FONT instruction (4)
 - Write Scroll SCREEN instruction (12)
- 3. MODE = 1, ITEM = 1: TV-GRAPHICS mode
 - Preset MEMORY instruction (1)
 - Preset BORDER instruction (2)
 - Write FONT FOREGROUND/BACKGROUND instruction (6)
 - Scroll SCREEN with preset instruction (20)
 - Scroll SCREEN with Copy instruction (24)
 - Load CLUT color-0...7 instruction (30)
 - Load CLUT color-8...15 instruction (31)
 - EXCLUSIVE-OR FONT instruction (38)
 - Define color Transparency instruction (28)
- 4. MODE = 1, ITEM = 1 & 2: EXTENDED TV-GRAPHICS mode
 - MEMORY Control instruction (3)
 - Write additional FONT FOREGROUND/BACKGROUND instruction (6)
 - EXCLUSIVE-OR additional FONT with 2 colors instruction (14)
 - Load CLUT color instruction (16-47)
 - Load CLUT additional color instruction (48-63)


Pin Applications

1. Crystal Clock Oscillator: Pins XIN1, XOUT1, XIN2, XOUT2, N/P1, N/P2, FSC, CSYNC, 2FSC and VSYNC

The XIN1 and XOUT1 pins are for use with a 14.31818 MHz (NTSC) crystal oscillator. The XIN2 and XOUT2 pins are for use with a 17.734476 MHz (PAL) crystal oscillator. The LC7871E and LC7871NE provide the above two crystal oscillator systems. Depending on the application, either a single crystal can be connected, or alternatively two crystals can be used allowing control from both the N/P1 and the N/P2 pins. The N/P1 pin switches the RGB encoder block between PAL and NTSC and the N/P2 pin switches the CD-G decoder block between PAL and NTSC. The FSC and 2FSC pins output the crystal oscillator frequency divided by 4 and 2 (2/5 in PAL mode) respectively. The CSYNC pin outputs a composite sync signal, and the VSYNC pin outputs a vertical sync signal.

	1					
XIN1, XOUT1 XIN2, XOUT2	N/P1	N/P2	TV Standard	FSC	2FSC	CSYNC
14.31818 MHz	н	н	NTSC/M	3.579545 MHz	7.15909 MHz	16.65155767 ms
* 17.734476 MHz	L	L	PAL/GBIDH	4.433619 MHz	7.093790 MHz	20.09588555 ms
14/30244 MHz *	L	Н	PAL/M	3.575611 MHz	7.15122 MHz	16.6698829 ms

The table below shows the pin outputs in the various modes.





Recommended Crystal Oscillator Constants

	Manufacturer	Manufacturer Oscillator	
NTSC	CITIZEN WATCH CO., LTD	CSA-309 (14.31818 MHZ)	5 to 8 pF (Cin = Cout)
PAL	CITIZEN WATCH CO., LTD	CSA-309 (17.734475 MHZ)	5 to 12 pF (Cin = Cout)

2. Subcode Interface: Pins S, SBSY, SFSY, PW, SBCK and MUTE


The S pin selects one of three interface modes, as shown in the table below. When a high level is applied to the MUTE pin, SBSY and PW input are disabled, and SBCK output is disabled.

S	Н	M	/ %	L/
Mode	LC7861N/67 interface	LC7860K/63 interface		LC7868/69 interface
			1. S. C. W.	1937 - 5

Note that the "M" level is typically 0.4 V_{DD}.

• LC7860 interface (Symbols in parentheses are LC7860 pins.)

The conditions for SBCK output are as follows: confirmation of low levels on the SFSY pin about 2.2 µs after a falling edge on SFSY.




Note: * SFSY will be high during the S0 and S1 periods. * The SBSY pin must be held low.

• LC7861N/67 interface (Symbols in parentheses are DSP/pins.)

The conditions for SBCK output are as follows: confirmation of a low level on the SBSY pin about 2.2 μ s after a falling edge on the SFSY pin in the LC7871E.

In the LC7871NE the conditions are confirmation of a low level on the SBSY pin about 2.2 µs after a rising edge on the SFSY pin.



• LC7868/69 interface


This interface is identical to that described in item 2 above, except that the SBCK polarity is reversed, i.e., the shift occurs on a rising edge.

3. DRAM Interface: Pins 1A0 to 1A7, 1DB0 to 1DB3, RAS, CAS, TWE, OE, 2A0 to 2A7, 2DB0 to 2DB3, 2WE and M1/M2

The LC7871E and LC7871NE use external 64k by 4-bit DRAMs.

Two external DRAMs are required for CD-EG. Only one external DRAM is required for CD-G. The M1/M2 pin setting must match the number of DRAMs actually used. When single memory chip operation is selected by setting the M1/M2 pin high, the pins 2DB0 to 3 function in output mode. Thus the pins 2A0 to 7, 2DB0 to 3, 2WE and 2OE can be left open.

- 4. Display Format: Pins DEN, N/P1, N/P2, CSYNC, VRESET, HRESET, YS, VIDEO, PALID, TRANS and TRANS0 to TRANS5
 - Data which has undergone error detection and correction is encoded by the built-in RGB encoder, converted to analog by the 8-bit D/A converter, and output from the VIDEO pin. This system can handle both PAL and NTSC modes, and either mode can be specified from the N/P pin. See Rem 1 for the states of the pins in the PAL and NTSC modes.
 - The YS, VRESET, HRESET, PALID, TRANS and TRANS to TRANS5 pins are used in superimposition processing.
 - The DEN pin is a display control pin. When this pin is at a low level, the internal font data is output, and when at a high level, the color data loaded into the registers is output. The default state is blue.



A01686

5. Channel Selection: Pins CH0 to CH15

The channel can be selected by controlling the values of the CH0 to CH15 pin input values. The logical OR is taken with the microprocessor input register.


6. CD Graphics Monitor: The CDGM pin

The CDGM signal goes high when the LC7871E or LC7871NE receives, even once, any one of the page 11 CDG instructions. Since the circuits are connected as soon as this signal goes high in the power on state, a reset will be required when changing disks if this pin is used.

7. Video Output: The VIDEO pin

A composite video signal can be acquired from the VIDEO pin. The output level from the 8-bit D/A converter is 1.25 Vp-p. Therefore, an external 6 dB video amplifier is required to acquire a 1 Vp-p rated output.

8. Error Flag Output: Pin EFLG and FSX



D = Command select

- 0: Normal operation
- 1: Register 9 is used for VRAM display control (PM or SM) and MGC access memory control.

 $EFG = Comparison conditions for superimposition mode (only valid when SON = 1)/2^{-1}$

EF = 00: No comparison performed.

- 01: When the border color is not black, YS is set high (display) for portions that do not match the border color, and is set low (clear) otherwise
- 11: YS is set high for sections that do not match the chroma key color, and is set low otherwise.
- G = 0: When EF is 00 or the comparison condition is false for EF = 01, the whole screen is set low (clear).
- G = 1: When EF is 00 or the comparison condition is false for EF = 01, the whole screen is set high (display).

H = INIT 0: Normal operation

1: Internal reset

On an internal reset the display screen is reset to the BGC screen.

Register 1 (screen position adjustment)

Data: lsb [HHHHVVVV] msb. The default is [0000000]

H = Horizontal direction. Specified as a two's complement value with positive values indicating a shift to the left. The position can be shifted from -16 to +14 dots from the center in two dot increments.

V = Vertical direction. Specified as a two's complement value with positive values indicating an upwards shift. The position can be shifted from -16 to +14 dots from the center in two dot increments.

Register 2 (on/off control of channels 0 through 7)

Data: lsb [CCCCCCCC] msb. The default is [00000000].

C = CH0 to CH7. 0: off, 1: on

Channels 0 through 7 are controlled according to the logical OR of this register and the CH0 to CH7 input pins.

Register 3 (on/off control of changels 8 through 15)

Data: lsb [CCCCCCCC] msb, The default is [00000000].

C = CH8 to CH15. 0: off, 1: on

Channels 8 through 15 are controlled according to the logical OR of this register and the CH8 to CH15 input pins.

Register 4 (BGC R and G setting) Data: lsb [RRRRGGGG] msb. The default is [00000000].


Register 5 (BGC B setting) Data: lsb [----BBBB] msb. The default is [----0101].

Register 6 (chroma key color setting, R) Data: lsb [RRRRRR] msb. The default is [--010000].

Register 7 (chroma key color setting, G)

Data: lsb [--GGGGGG] msb. The default is [--010000].

Register 8 (chroma key color setting, B) Data: lsb [--BBBBBB] msb. The default is [--010000].



Address (F4h): lsb [00101111] msb

Control item: lsb [1-----] msb

Data: lsb [--WVUTSR] msb. W to R are the subcode inputs.


1 byte

Executed on the falling edge of the CE signal. Note that this operation cannot be executed during command execution or when TIMER is 10 or 11.


18 bytes

A01689

3. Single-byte command output (internal status readout)



Address (F5h): lsb [10101111] msb Control item: lsb [1-----] msb Check flag: lsb [-ABCQQPP] msb lsb [--WVUTSR] msb Data: A is set to 1 when the following 18 bytes are guaranteed and furthermore, this is the first time that the data has been read out. (The readout must be completed within 1.1 ms.) B, C: Disk identification flags BC = 00: CDBC = 10: CD-G BC = 11: CD-EG Q = QF0 and QF1 (error correction Q flags) P = PF0 and PF1 (error correction P flags) Note that when it is not necessary to read out all 19 bytes, the read can be discontinued at any time in byte units. Note that it is also possible to read out only the check flag.



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - D Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provide information as of May, 1995. Specifications and information herein are subject to change without notice.