

# LC78681KE, 78681KE-L

# **Digital Signal Processor for Compact Disc Players**

#### **Overview**

The LC78681KE and LC78681KE-L are signal processing and servo control CMOS LSIs for compact disk players, laser disk players, CD-V, CD-I and similar applications. These products provide a rich set of signal processing functions, including demodulation of the EFM signal from the optical pickup, de-interleaving, error detection and correction, and digital filter functions that can contribute to end product cost reduction. These LSIs also process servo system commands sent from a control microprocessor. They can be directly interfaced to a serial input DAC (such as the Sanyo LC78835K or LC78855K) that provides built-in dedicated digital filters.

# **Functions**

- Input signal processing: The LC78681KE takes an HF signal as input, digitizes (slices) that signal at a precise level, converts that signal to an EFM signal, and generates a PLL clock with an average frequency of 4.3218 MHz by comparing the phases of that signal and a VCO output.
- · Precise reference clock and necessary internal timing generation using an external 16.9344 MHz crystal oscillator
- Disk motor speed control using a frame phase difference signal generated from the playback clock and the reference clock
- · Frame synchronization signal detection, protection and interpolation to assure stable data readout
- EFM signal demodulation and conversion to 8-bit symbol data 🖋
- Subcode data separation from the EFM demodulated signal and microprocessor signal and output of that data to an external

- Subcode Q signal output to a microprocessor over the serial interface after performing a CRC error check (An LSB first output format can be selected.)
- Demodulated EFM signal buffering in internal RAM to handle up to ±4 frames of disk rotational jitter
- Demodulated EFM signal reordering in the prescribed order for data unscrambling and de-interleaving
- · Error detection, correction, and flag processing (error correction scheme: dual C1 plus dual C2 correction)
- The LC78681KE sets the C2 flags based on the C1 flags and a C2 check, and then performs signal interpolation or previous value hold depending on the C2 flags. The interpolation circuit uses a quadruple interpolation scheme. The output value is locked at zero when four or more consecutive C2 flags occur.
- · Support for command input from a control microprocessor: commands include track jump, focus start, disk motor start/stop, muting on/off and track count (8 bit serial input)
- Built-in digital output circuits.
- · Arbitrary track counting to support high-speed data access
- Zero cross muting
- Double speed dubbing support
- Supports most D/A converters
- Built-in digital level and peak meter functions
- Support for bilingual applications


#### **Features**

- 64-pin QFP (miniature, reduced space package)
- Silicon gate CMOS process (low power)
- Provision of a DEMO pin eases the manufacturing processes associated with adjustment steps.
- Low voltage operation (LC78681KE-L)
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.


# **Package Dimensions**

unit: mm

# 3159-QFP64E



# Pin Assignment



# **Specifications**

# Absolute Maximum Ratings at Ta = $25^{\circ}$ C, $V_{SS} = 0$ )

Parameter Symbol Conditions	Ratings	Unit
Maximum supply voltage	V <sub>SS</sub> – 0.3 to +7	V
Maximum input voltage V <sub>IN</sub> max	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Maximum output voltage VouT max	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Allowable power dissipation Pd max	300	mW
Operating temperature Topr	-30 to +75	°C
Storage temperature Tstg	-40 to +125	°C

# Allowable Operating Ranges at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub>	$V_{DD}$	*	Ø No.	5.5	V
	V <sub>IH</sub> (1)	TEST1 to 5, AI, FZD, HFL, DEMO, M/L, RES	0.7 V <sub>DD</sub>	St. Mar. Mar.	V <sub>DD</sub>	V
Input high level voltage	V <sub>IH</sub> (2)	SBCK, RWC, COIN, CQCK, CS	2.2 🖟		V <sub>DD</sub>	V
Input high level voltage	V <sub>IH</sub> (3)	EFMIN	0.6 V <sub>D</sub> D		$V_{DD}$	V
	V <sub>IH</sub> (4)	TES	0.8.₩ <sub>D/D</sub>	48.	V <sub>QQ</sub>	, V
	V <sub>IL</sub> (1)	TEST1 to 5, AI, FZD, HFL, DEMO, M/L, RES	, N <sub>SS</sub>		0.3 V <sub>DD</sub>	ý V
Input low level voltage	V <sub>IL</sub> (2)	SBCK, RWC, COIN, CQCK, CS	√ V <sub>SS</sub>		0.8	V
input low level voltage	V <sub>IL</sub> (3)	EFMIN graff	V <sub>SS</sub>		0.4 V <sub>DD</sub>	V
	V <sub>IL</sub> (4)	TES	Vss.	110,6	0.2 V <sub>DD</sub>	V
Data setup time	t <sub>setup</sub>	COIN, RWC: Figure 1	400	<b>N</b>	N. S.	ns
Data hold time	t <sub>hold</sub>	RWC: Figure 1	400		J. Committee of the Com	ns
High level clock pulse width	t <sub>WøH</sub>	SBCK, CQCK: Figures 1, 2 and 3	<b>4</b> 00			ns
Low level clock pulse width	t <sub>WøL</sub>	SBCK, CQCK: Figures 1, 2 and 3	400	Je Bar		ns
Data read access time	t <sub>RAC</sub>	Figures 2 and 3	0	and the second	400	ns
Command transfer time	t <sub>RWC</sub>	RWC: Figure 1	1000	and the same of th		ns
Subcode Q read enable time	t <sub>SQE</sub>	Figure 2, with no RWC signal		11.2		ms
Subcode read cycle	t sc	Figure 3	J. A	136		μs
Subcode read enable time	t se	Figure 3	400			ns
Crystal oscillator frequency	fX'tal	XIN, XOUT	A A A	16.9344		MHz
Operating frequency range	fop (1)	AI //	2.0		20	MHz
Operating frequency range	fop (2)	EFMIN: V <sub>IN</sub> ≥ 1 Vp <sub>3</sub> p	Å.		10	MHz

Note: \* This value differs between the LC78681KE and the LC78681KE-L.

The only difference between these products is the minimum value of the supply voltage V<sub>DD</sub>, as listed in the table below.

	Normal speed play	/back _	Double speed playback
LC78681KE	4.5 V	A STEEL STATE	4.5 V
LC78681KE-L	3.0 V	SIN	3.3 V

# Electrical Characteristics at Ta = 25°C, V<sub>SS</sub>

Parameter	Symbol	Corditions	min	typ	max	Unit
Supply current	/ JDD			17	30	mA
Input high level current	I <sub>IH</sub> (1)	AL EFMIN, FZD, TES, SBCK, COIN, CQCK, RES, HFL, RWC, ML: V <sub>IN</sub> = V <sub>DD</sub>			5	μA
and the same of th	I <sub>IH</sub> (2)	TEST1 to 5, DEMO, CS: V <sub>IN</sub> = V <sub>DD</sub> = 5.5 V	25		75	μA
Input low level current	J <sub>IL</sub> (1)	AI, EFMIN, FZØ, TES, SBCK, COIN, CQCK, RES, HFL, RW¢, ML: V <sub>IN</sub> = V <sub>SS</sub>	-5			μA
	V <sub>OH</sub> (1)	AO, PDO, EFMO, EFMO, CLV+, CLV <sup>-</sup> , FOCS, FSEQ, PCK, TOFF, TGL, THLD, JP+, JP <sup>-</sup> , EMPH, EFLG, FSX, VP: I <sub>OH</sub> = -1 mA	V <sub>DD</sub> – 1			V
Output high level voltage	V <sub>OH</sub> (2)	DOUT: I <sub>OH</sub> = −12 mA	V <sub>DD</sub> – 0.5			V
Output high reversion age.	V <sub>OH</sub> (3)	DASER, SQOUT, 16M, 4.2M, CONT, LRCLK, WRQ, C2F, DACLK, SFSY, LRSY, SBSY, CK2, PW, ROMOUT, C2FCLK, DFOUT, TEST7, WCLK: I <sub>OH</sub> = -0.5 mA	V <sub>DD</sub> – 1			٧
	V <sub>OL</sub> (1)	AO, PDO, EFMO, EFMO, CLV+, CLV-, FOCS, FSEQ, PCK, TOFF, TGL, THLD, JP+, JP-, EMPH, EFLG, FSX, V/P: I <sub>OL</sub> = 1 mA			1	V
	V <sub>OL</sub> (2)	DOUT: I <sub>OL</sub> = 12 mA			0.5	V
Output low level voltage	V <sub>OL</sub> (3)	TASER, SQOUT, 16M, 4.2M, CONT, LRCLK, WRQ, C2F, DACLK, SFSY, LRSY, SBSY, CK2, PW, ROMOUT, C2FCLK, DFOUT, TEST7, WCLK:  IOL = 2 mA			0.4	٧
	V <sub>OL</sub> (4)	FST: I <sub>OL</sub> = 5 mA			0.75	V
Output off leakage current	I <sub>OFF</sub> (1)	PDO, FST: V <sub>OH</sub> = V <sub>DD</sub>			5	μΑ
Output on leanage current	I <sub>OFF</sub> (2)	PDO, FST: V <sub>OL</sub> = V <sub>SS</sub>	-5			μΑ

# Waveform




Figure 3 Subcode Output

# LC78681KE, 78681KE-L

# **Pin Functions**

No.	Name	I/O	Description
1	TEST1	ı,o	LSI test pin. Normally left open.
2	AO	0	
3	Al	ı	Inputs for the LA9210 internal VCO output. (8.6436 MHz)
4	PDO	0	Set up PDO so that the frequency increases when the EFM signal and the phase output are positive
5	V <sub>SS</sub>	_	GND
6	EFMO	0	
7	EFMO	0	Supply an HF signal with a 1 to 2 Vp-p level to EFMIN. EFMO and EFMO output EFM signals with opposite phases that passed through an amplitude limiter circuit. These are used for slice level control.
8	EFMIN	I	that passed through an amplitude limiter circuit. These are used for slice level contage
9	TEST2	I	LSI test pin. Normally left open.
10	CLV+	0	Disk motor control output.
11	CLV-	0	
12	V/P	0	Outputs a high level during CLV rough servo and a low level during phase control.
13	FOCS	0	FOCS outputs a high level when the focus servo is off. The lens is lowered by FST, and when FOCS is high the lens is
14	FST	0	raised gradually. FOCS is reset when an FZD input occurs. These are used for focus pull-in.
15	FZD	I	
16	HFL	1	The LC78681KE outputs a kick pulse from JP+ and JP- in response to a track jump command. A track jump of the
17	TES	I	specified number of tracks (1, 2, 4, 16, 32, 64, and 128) is performed.
18	PCK	0	PCK is the 4.3218 MHz monitor pin.
19	FSEQ	0	FSEQ outputs a high level when the synchronization (positive (S)) detected from the EFM signal matches the counter synchronization (interpolation FS). (The output is latched for a single frame.)
20	TOFF	0	
21	TGL	0	The LC78681KE outputs a kick pulse from JP* and JP- in response to a track jump command. A track jump of the specified number of tracks (1, 2, 4, 16, 32, 64, and 128) is performed.
22	THLD	0	specified number of tracks (1, 2, 4, 10, 32, 34, and 1,20) is performed.
23	TEST3	I	LSI test pin. Normally left open
24	$V_{DD}$		+5 V // // // // // // // // // // // // /
25	JP+	0	The LC78681KE outputs a kick pulse from JP and JP in response to a track jump command. A track jump of the
26	JP-	0	specified number of tracks (1, 2, 4, 16, 32, 64, and 128) is performed.
27	DEMO	I	Sound output function for end product adjustment manufacturing steps.
28	TEST4	ı	LSI test pin. Normally left open
29	EMPH	0	De-emphasis is required when high
30	NC		No connection
31	WCLK	0	Signal used for signal output to the D/A/converter, latch signal and L/R switching, and sample and hold.
32	TEST7	0	LSI test pin. Normally left open.
33	LRCLK	0	Signal used for signal output to the D/A converter, latch signal and L/R switching, and sample and hold.
34	NC		No connection //
35	DFOUT	O ,	Signals used for signal output to the D/A converter, latch signal and L/R switching, and sample and hold.
36	DACLK	<i>,</i> 0	
37	TEST6	<b>/</b> /O	LSI test pin. Normally left open.
38	LRSY	0 4	
39	CK2	0	
40	ROMOÚT	0	CD:ROM application output signals
41	C2FCLK	Q.	
42	C2F	ő	District Conference of the Con
43	/ DOUT	0 0	Digitalioutput
44 3	SB <b>SY</b> EFLG	O O	Subင်ode block synchronization signal
45	PW	0	91,02, single and double error correction monitor pin
46 47	SFSV	0	SFSY is the subcode frame synchronization signal. The P, Q, R, S, T, U, V and W subcodes can be read out by
47	SBCK	4 /	applying 8 clock cycles to SBCK.
49	FSX	0	7.35 kHz synchronization signal output
73	1 3/	٦	1.00 κ.τ. σύτοποπεατίστι σίμται στέματ


#### Continued from preceding page.

No.	Name	I/O	Description
50	WRQ	0	
51	RWC	I	WRQ goes high when the subcode Q data passes the CRC check. An external controller can read out data from
52	SQOUT	0	SQOUT by monitoring this pin and applying a CQCK signal. Set M/L to low when data is required LSB first.  The control microprocessor can send commands to the LC78681KE by setting RWC bigh and then sending command
53	COIN	I	data synchronized with CQCK.
54	CQCK	I	
55	RES	I	This pin must be set low briefly after power is first applied.
56	M/L	I	Similar to pins number 50, 51, 52, 53 and 54 described above.
57	LASER	0	Output pin controllable by serial data sent from the microprocessor.
58	16M	0	16.9344 MHz output pin
59	4.2M	0	4.2336 MHz output pin
60	CONT	0	Output pin controllable by serial data sent from the microprocessor.
61	TEST5	I	LSI test pin. Normally left open.
62	CS	I	Chip select pin. The LC78681KE becomes active when this pin is low (A pull-down resistor is built-in.)
63	X <sub>IN</sub>	I	Connections for a 16.9344 MHz crystal oscillator
64	X <sub>OUT</sub>	0	Outhections for a 10.9544 finitz crystal oscillator


# **Pin Applications**

1. HF signal input circuit; Pin 8: EFMIN, pin 7: EFMO, pin 6: EFMO.

An EFM signal (NRZ) with an optimal slice level cap be acquired by inputting the HF signal to EFMIN.



2. PLL clock generation circuit; Pin 4: PDO, Pin 3: AI, Pin 2: AO



A VCO can be constructed by combining the LC78681KE with the Sanyo LA9210. The PDO pin swings in the positive direction when the VCO phase lags.

#### 3. 1/2 VCO; Pin 18: PCK


PCK is a monitor pin that outputs an average frequency of 4.3218 MHz, which is the VCO frequency divided by two.

# 4. Synchronization detection monitor; Pin 19: FSEQ


Pin 19 goes high when the frame synchronization (a positive polarity synchronization signal) from the EFM signal read in by PCK and the timing generated by the counter (the interpolation synchronization signal) agree. This pin is a synchronization detection monitor. (It is held high for a single frame.)

5. Servo command function; Pin 51: RWC, pin 53: COIN, pin 54: CQCK, pin 62: CS


Commands are input to the LC78681KE by setting RWC high and sending commands to the COIN pin in synchronization with the CQCK clock.



• 1-byte commands



• 2-byte commands



Command execution starts on the falling edge of the RWC signal.

# · Command noise exclusion

MSB. // LSB	Command	RES = low
1 1 1 0 1 1 1	COMMAND INPUT NOISE EXCLUSION MODE	
1 1 1 0 1 1 0	RESET NOISE EXCLUSION MODE	0


This command allows the noise on the  $\overline{CQCK}$  clock signal to be excluded.

#### 6. Focus servo circuit; Pin 13: FOCS, pin 14: FST, pin 15: FZD, pin 57: LASER

MSB	LSB	Command	RES = low
0 0 0	0 0 1 0 0 0	FOCUS START #1	0
1 0 1	1 0 0 0 1 0	FOCUS START #2	The state of the s
0 0 0	0 0 1 0 1 0	LASER ON AND AND AND AND AND AND AND AND AND AN	" And the state of
1 0 0	0 0 1 0 1 0	LASER OFF //	Control of the second s
0 0 0	0 0 0 0 0	NOTHING // /	
Laser control			
RWC			
CQCK			
COIN	X 0 X 1 X 0 X 1 X 0 X		<b>1</b> 0 <b>1</b> 1 <b>1</b>
LASER			


#### • Focus start

When a focus start instruction (either FOCUS START #1 or FOCUS START #2) is input as a servo command, first the charge on capacitor C1 is discharged by FST and the objective lens is lowered. Next, the capacitor is charged by FOCS, and the lens is slowly raised. FZD falls when the lens reaches the focus point. When this signal is received, FOCS is reset and the focus servo turns on After sending the command, the microprocessor should check the in-focus detection signal (the LA9210 DRF signal) to confirm focus before proceeding to the next part of the program. If focus is not achieved by the time C1 is fully charged, the microprocessor should issue another focus command and iterate the focus servo operation.



- Note: 1. Values in parentheses are for the FOCUS START #2 command. The only difference is in the FST low period.
  - 2. An FZD falling edge will not be accepted during the period that FST is low.
  - 3. After issuing a focus start command, initialization will be performed if RWC is set high. Therefore, do not issue the next command during focus start until the focus coil drive S curve has completed.
  - 4. When focus cannot be achieved (i.e., when FZD does not go low) the FOCS signal will remain in the high state, so the microprocessor should initialize the system by issuing a NOTHING command.
  - 5. When the RESET pin is set low, the LASER pin is set high directly.
  - 6. Focus start using the DEMO coil executes a mode #1 focus start.

A01444




# 7. CLV servo circuit; Pin 10: CLV+, pin 11: CLV-, pin 12: V/P

MSB	LSB	Command RES = low
0 0 0 0	0 1 0 0	DISC MOTOR START (accelerate)
0 0 0 0	0 1 0 1	DISC MOTOR CLV (CLV)
0 0 0 0	0 1 1 0	DISC MOTOR BRAKE (decelerate)
0 0 0 0	0 1 1 1	DISC MOTOR STOP (Stop)

The CLV<sup>+</sup> pin provides the signal that accelerates the disk in the forward direction and the CLV<sup>-</sup> pin provides the

Mode	CLV+	CLV-
Accelerate	High	Low
Decelerate	Low	High
CLV	*	*
Stop	Low	Low

signal that decelerates the disk. Commands from the control microprocessor select one of four modes; accelerate, decelerate, CLV and stop. The table below lists the CLV<sup>+</sup> and CLV<sup>-</sup> outputs in each of these modes.



Note: CLV serve control commands can set the TOFF pin low only in CLV mode. That pin will be at the high level at all other times.

#### • CLV mode

In CLV mode the LC78681KE detects the disk speed from the HF signal and provides proper linear speed using

Internal mode	CLV+	CLV-	V/P
Rough servo (velocity too low)	High	Low	High
Rough servo (velocity too high)	Low	High	High
Phase control (PCK locked)	PWM	PWM	Low

several different control schemes by switching the DSP internal modes. The PWM period is 7.35 kHz. V/P outputs

# • Rough servo gain switching


MSB	LSB	Command	RES = low
1 0 1 0	0 1 0 0 0	DISC 8 SET	n.
1 0 1 0	0 1 0 0 1	DISC 12 SET	0

For 8 cm disks, the rough servo mode CLV control gain can be set about 8.5 dB lower than the gain used for 12 cm disks.

# • Phase control gain switching

MSB LSB	Command // RES = low
1 0 1 1 0 0 0 1	CLV PHASE COMPARATOR DIVISOR: 1/2
1 0 1 1 0 0 1 0	CLV PHASE COMPARATOR DIVISOR: 1/4
1 0 1 1 0 0 1 1	CLV PHASE COMPARATOR DIVISOR: 1/8
1 0 1 1 0 0 0 0	NO CLV PHASE COMPARATOR DIVISOR USED


The phase control gain can be changed by changing the divisor used by the dividers in the stage immediately preceding the phase comparator.



# • CLV three state output

MSB	LSB. Command	RES = low
1 0 1 1 0	O 1 Ø Ø CEV/THREE STATE OUTPUT	
1 0 1 1 0	CLV TWO STATE OUTPUT (the scheme used by former products)	0

The CLV three state output command allows the CLV to be controlled by a single pin.




#### · Internal brake mode

MSB	LSB	Command	RES = low
1 1 0 0	0 0 1 0 1	INTERNAL BRAKE ON	7
1 1 0 0	0 0 1 0 0	INTERNAL BRAKE OFF	0
1 0 1 0	0 0 0 1 1	INTERNAL BRAKE CONT	A STATE OF THE STA
1 1 0 0	0 1 0 1 1	INTERNAL BRAKE CONTINUOUS MODE	
1 1 0 0	0 1 0 1 0	RESET CONTINUOUS MODE	
1 1 0 0	0 1 1 0 1	TOFF OUTPUT DISABLED MODE	
1 1 0 0	0 1 1 0 0	RESET TOFF OUTPUT DISABLED MODE	

- Issuing the internal brake on (C5H) command sets the LC78681KE to internal brake mode. In this mode, the disk deceleration state can be monitored from the WRQ pin when a brake command (06H) is executed.
- In this mode the disk deceleration state is determined by counting the EFM signal in a single frame to determine the density, and when the EFM signal count falls under four, the CLV-pin is dropped to low. At the same time the WRQ signal, which functions as a brake completion monitor, goes high when the microprocessor detects a high level on the WRQ signal, it issues a STOP command to complete the disk stop operation. In internal brake continuous mode, the CLV-pin high level output braking operation continues even after the WRQ brake completion monitor goes high.

Note that if errors occur in deceleration state determination the to noise in the EFM signal, the problem can be rectified by changing the EFM signal count from four to eight with the internal brake control command (A3H).

— In TOFF output disabled mode the TOFF pin is held low during internal brake operations.



Note: 1. If focus is lost during the execution of an internal brake command, the pickup must be refocussed and then the internal brake command can be reissued.

- 2. Since incorrect deceleration state determination is possible depending on the EFM signal playback state (e.g., disk defects, access in progress), we recommend using these functions in combination with a microprocessor.
- 8. Track jump circuit; Pin 16: HFL, pin 17: TES, pin 20: TOFF, pin 21: TGL, pin 22: THLD, pin 25: JP+, pin 26: JP-

M\$B LSB	Command	RES = low
0 0 1 0 0 0 1 0	NEW TRACK COUNT (using the TES/HFL combination)	0
0 0 10 0 0 1 1	FORMER TRACK COUNT (directly counts the TES signal)	

• The LC78681KE supports the two track jump commands listed below.

The former track count function uses the TES signal directly as the internal track counter clock. To reduce counting errors resulting from noise on the rising and falling edges of the TES signal, the new track count function prevents noise induced errors by using the combination of the TES and HFL signals, and implements a more reliable track count function. However, dirt and scratches on the disk can result in HFL signal

#### • Track jump commands

MSB	LSB	Command	RES = low
1 0 1 0	0 0 0 0	FORMER TRACK JUMP	. 0
1 0 1 0	0 0 0 1	NEW TRACK JUMP	To the state of th
	0 0 0 1	1 TRACK JUMP IN #1	The state of the s
0 0 0 1	0 0 1 0	1 TRACK JUMP IN #2	The state of the s
0 0 1 1	0 0 0 1	1 TRACK JUMP IN #3	
0 1 0 1	0 0 1 0	1 TRACK JUMP IN #4	
0 0 0 1	0 0 0 0	2 TRACK JUMP IN	
0 0 0 1	0 0 1 1	4 TRACK JUMP IN	
0 0 0 1	0 1 0 0	16 TRACK JUMP IN	and the second
0 0 1 1	0 0 0 0	32 TRACK JUMP IN	
0 0 0 1	0 1 0 1	64 TRACK JUMP IN	
0 0 0 1	0 1 1 1	128 TRACK JUMP IN	
0 0 0 1	1 0 0 1	1 TRACK JUMP OUT #1	J. J
0 0 0 1	1 0 1 0	1 TRACK JUMP OUT #2	
0 0 1 1	1 0 0 1	1 TRACK JUMP OUT #3	
0 1 0 1	1 0 1 0	1 TRACK JUMP QUT#4	
0 0 0 1	1 0 0 0	2 TRACK JUMP QUT	
0 0 0 1	1 0 1 1	4 TRACK JUMP OUT	
0 0 0 1	1 1 0 0	16 TRACK JUMP OUT	
0 0 1 1	1 0 0 0	32 TRACK JUMP OUT	
0 0 0 1	1 1 0 1	64 TRACK JUMP OUT	
0 0 0 1	1 1 1 1	128 FRACK JUMP OUT	
0 0 0 1	0 1 1 0	256 TRACK CHECK	
0 0 0 0	1 1 1 1	/ TOFF	
1 0 0 0	1 1 1 1	TON A A	0
1 0 0 0	1 1 0 0	TRACK JUMP BRAKE	
0 0 1 0	0 0 0 1	THLD PERIOD TOFF OUTPUT MODE	
0 0 1 0	0000	RESET THED PERIOD TOFF OUTPUT MODE	0
	//		
JP- (+)			
•		A. % //	
JP+ (-)			
		<b>*</b>	7
BKEA .	<u> </u>		
			<del></del>
TGL <sup>d</sup>	//L		
THIN A			
THEO J.			
THLD AND A		c	
A Property of the second	a b	C	-
II I	8 6	I	I
- // <u>*</u>			

When the LC78681KE receives a track jump instruction as a servo command, it first generates accelerating pulses (period a) and next generates deceleration pulses (period b).

The passage of the braking period (period c) completes the specified jump. During the braking period, the LC78681KE detects the beam slip direction from the TES and HFL inputs. TOFF is used to cut the components in the TE signal that aggravate slip. The jump destination track is captured by increasing the servo gain with TGL. In THLD period TOFF output mode the TOFF signal is held high during the period when THLD is high.

Note: Of the modes related to disk motor control, the TOFF pin only goes low in CLV mode, and will be high during start, stop, and brake operations. Note that the TOFF pin can be turned on and off independently by microprocessor issued commands. However, this function is only valid when disk motor control is in CLV mode.

• Track jump modes


The table lists the relationships between acceleration pulse output, deceleration pulse output, and the braking period.

Command	Former track jump mode		New track jump mode		е	
Command	а	b	С	а	/ b	C
1 TRACK JUMP IN (OUT) #1	233 µs	233 µs	60 ms	233 μs	233 μs	60 ms
1 TRACK JUMP IN (OUT) #2	0.5-track jump	233 µs	60 ms	0.5-track jump	a period	60 ms
1 TRACK JUMP IN (OUT) #3	0.5-track jump	233 µs	Does not occur	0.5-track jump	a period	Does not occur
1 TRACK JUMP IN (OUT) #4	0.5-track jump	233 µs	60 ms, TOFF = low during the c period	0.5-track jump	a period	60 ms TOFF = low during the c period
2 TRACK JUMP IN (OUT)	None	None	None	1-track jump	a period	Døes not occur
4 TRACK JUMP IN (OUT)	2-track jump	466 µs	60 ms	2-track jump	aperiod	,60 ms
16 TRACK JUMP IN (OUT)	9-track jump	7-track jump	60 ms	9-track jump	a period	60 ms
32 TRACK JUMP IN (OUT)	18-track jump	14-track jump	60 ms	18-track jump	14-track jump	60 ms
64 TRACK JUMP IN (OUT)	36-track jump	28-track jump	60 ms	36-track jump	28-track jump	60 ms
128 TRACK JUMP IN (OUT)	72-track jump	56-track jump	60 ms	72-track jump 🦫 🦠	56-track jûmp	60 ms
256 TRACK CHECK	TOFF goes high aft jumped. The a and output.		60 ms	TOFF goes high aff jumped. The a and output.		60 ms
TRACK JUMP BRAKE	There are no a and	b periods.	60ms	There are no a and	p periods.	60 ms

Note: 1. As indicated in the table, actuator signals are not output during the 256 TRACK CHECK function. This is a mode in which the TES signal is counted in the tracking loop off state. Therefore, feed motor forwarding is required.

2. The servo command register is automatically reset after the track jump sequence (a, b, c) completes:

3. If another track jump command is issued during a track jump operation, the content of that new command will be executed starting immediately.




#### LC78681KE, 78681KE-L

#### • JP three state output

MSB LSB	Command	RES = low
1 0 1 1 0 1 1 0	JP THREE STATE OUTPUT	a s
1 0 1 1 0 1 1 1	JP TWO STATE OUTPUT (former scheme)	0


The JP three state output allows the track jump operation to be controlled from a single pin



#### · Track check mode


MSB	LSB	Command	RES = low
1 1 1 1	0 0 0 0	TRACK COUNT IN	
1 1 1 1	1 0 0 0	// TRACK COUNT OUT	
1 1 1 1	1 1 1 1	TWO BYTE COMMAND RESET	0

The LC78681KE will count the specified number of tracks when the microprocessor sends an arbitrary binary value in the range 16 to 254 after issuing either a track count in or a track count out command.




- Note: 1. Once the desired track count has been input in binary, the track count operation is started by the fall of RWC.
  - 2. During a track count operation the TOFF pin goes high and the tracking loop is turned off. Therefore, feed motor forwarding is required.
  - 3. When a track count in/out command is issued the function of the WRQ signal switches from the normal mode subcode Q standby monitor function to a track count monitor function. This signal goes high when the track count is half completed, and goes low when the count finishes.
    The control microprocessor should monitor this signal for a low level to determine when the track count completes.
    - If a two-byte reset command is not issued, the track count operation will be repeated. That is, to skip over 20,000 tracks, issue a track count 200 command once, and then count the WRQ signal 100 times.
  - 5. After performing a track count operation, use the brake command to have the pickup lock onto the track.

9. Error flag output; Pin 45: EFLG, pin 49: FSX




The FSX signal is generated by dividing the crystal oscillator clock, and is a 7.35 kHz frame synchronization signal. The error correction state for each frame is output from EFLG. The playback OK/NG state can be easily determined from the extent of the high level that appears here.

10. Subcode P, Q, and R to W output circuit; Pin 46: PW, pin 44: SBSY, pin 47: SFSY, pin 48: SBCK PW is the subcode signal output pin, and all the codes P, Q, and R to W can be read out by sending eight clocks to the SBCK pin within 136 µs after the fall of SFSY. The signal that appears on the PW pin changes on the falling edge of SBCK. If a clock is not applied to SBCK, the P code will be output from PW. SFSY is a signal that is output for each subcode frame cycle, and the falling edge of this signal indicates standby for the output of the subcode symbol (P to W). Subcode data P is output on the fall of this signal.



SBSY is a signal output for each subcode block. This signal goes high for the S0 and S1 synchronization signals. The fall of this signal indicates the end of the subcode synchronization signals and the start of the data in the subcode block. (EIAJ format)




11. Subcode Q output circuit; Pin 50: WRQ, pin 51: RWC, pin 52: SQOUT, pin 54: CQCK, pin 56: M/L, pin 62: CS

MSB	LSB	Command	RES = low
0 0 0 0	1 0 0 1	ADDRESS FREE	
1 0 0 0	1 0 0 1	ADDRESS 1	0

Subcode Q can be read from the SQOUT pin by applying a clock to the  $\overline{\text{CQCK}}$  pin.

Of the eight bits in the subcode, the Q signal is used for song (track) access and display. The WRQ will be high only if the data passed the CRC error check and the subcode Q format internal address is 1\*. The control microprocessor can read out data from SQOUT in the order shown below by detecting this high level and applying  $\overline{CQCK}$ . When  $\overline{CQCK}$  is applied the DSP disables register update internally. The microprocessor should give update permission by setting RWC high briefly after reading has completed. WRQ will fall to low at this time. Since WRQ falls to low 11.2 ms after going high,  $\overline{CQCK}$  must be applied during the high period. Data can be read out in an LSB first format if the M/L pin is set low, and in an MSB first format if that pin is set high.

Note: \* That state will be ignored if an address free command is sent. This is provided to handle CDV applications.



Note: Normally, the WRQ pin indicates the subcode Q standby state. However, it is used for a different monitoring purpose in track count mode and laternal brake mode. (See the item on track counting and internal braking for details.)

# 12. Level meter (LVM) data and peak meter (PKM) data readout

MSB	LSB	Command	RES = low
0 0 1 0	1 0 1 1	PKM SET (LVM Reset)	
0 0 1 0	1 1 0 0	LVM SET (PKM Reset)	0
0 0 1 0	1 1 0 1	PKM MASK SET	
0 0 1 0	1 1 1 0	PKM MASK RESET	0

<sup>2.</sup> The LC78681KE becomes active when the CS pin is low, and data is output from the SQOUT pin. When the CS pin is high, the SQOUT pin goes to the high impedance state.

#### • Level meter (LVM)

- The LVM set (2CH) command sets the LC78681KE to LVM mode.
- LVM data is a 16-bit word in which the MSB indicates the L/R polarity and the low order 15 bits are absolute value data. A one in the MSB indicates left channel data and a zero indicates right channel data.
- LVM data is appended after the 80 bits of SubQ data, and can be read out from the SQOUT pin by applying 96 clock cycles to the CQCK pin. Each time LVM data is read out the left/right channel state is inverted. Data is held independently for both the left and right channels. In particular, the largest value that occurs between readouts for each channel is held.

#### • Peak meter (PKM)

- The PKM set (2BH) command sets the LC78681KE to PKM mode.
- PKM data is a 16-bit word in which the MSB is always zero and the low order 15 bits are absolute value data. This functions detects the maximum value that occurs in the data, whichever channel that value occurs in.
- PKM data is read out in the same manner as LVM data. However, data is not updated as a result of the readout operation.
- PKM mode SubQ data absolute time is computed by holding the absolute time (ATIME) detected after the maximum value occurred and sending that value. (Normal operation uses relative time.)
- It is possible to set the LC78681KE to ignore values larger than the already recorded value by issuing the PKM mask set command, even in PKM mode. This function is cleared by issuing a PKM mask reset command. (This is used in PK search in a memory track.)

#### 13. Mute control circuit

MSB L	LSB // /	Command	RES = low
0 0 0 0 0 0 0	1	MUTE® dB	
0 0 0 0 0 0 1	0 /	MUTE. –12 dB	
0 0 0 0 0 0 1		MUTE: ∞ dB	0

An attenuation of 12 dB (MUTE –12 dB) or fall muting (MUTE  $\infty$  dB) can be applied by issuing the appropriate command from the table. Since zero cross muting is used, there is no noise associated with this function. Zero cross is defined for this function as the top seven bits being all ones or all zeros.

#### 14. Bilingual function

MSB LSB	Command	RES = low
0 0 1 0 1 0 0 0	STO CONT	0
001010001	Lch CONT	
0 0 1 0 1 0 1 0	Rch CONT	

- Following a reset or when a stereo (28H) command has been issued, the left and right channel data is output to the left and right channels respectively.
- When an Lch set (29H) command is issued, the left and right channels both output the left channel data.
- When an Rch set (2AH) command is issued, the left and right channels both output the right channel data.

# 15. De-emphasis on off; Pin 29: EMPH


The preemphasis on off bit in subcode Q control information is output from the EMPH pin. De-emphasis should be performed when this signal is high.


16. D/A converter interface; pin 31: WCLK, pin 33: LRCLK, pin 35: DFOUT, pin 36: DACLK Data for the D/A converter is output MSB first from DFOUT synchronized with the falling edge of DACLK.

MSB	LSB	Command	į.	RES = low
1 0 0	0 1 0 0 0	CD-ROM XA	de la	
1 0 0	0 1 0 1 1	CONT AND CD-ROM XA RESET	\$ 1	The Robert Control of the Control of

When the CD-ROM XA command described above is issued, data that is neither interpolated nor muted will be output from the DFOUT and DOUT pins. (This command is used for CD-ROM XA applications.) The CD-ROM XA reset command also functions as a pin 60 CONT reset, so caution is required.


• LC78681KE D/A converter interface





17. CD-ROM outputs; Pin 39: CK2, pin 37: LRSY, pin 40. ROMOUT, pin 42. C2F, pin 41: C2FCLK Data is output MSB first from the ROMOUT pin in synchronization with the LRSY signal. This data is appropriate for input to a CD-ROM LSI, since it is not interpolated, previous value held, or processed by the digital filter circuits. CK2 is a 2.1168 MHz clock, and data is output on the CK2 rising edge. C2F is the flag information for data in 8-bit units. C2FCLK is the synchronization signal for that flag.

Interface between the LC89510 and the LC78681KE or LC78681KE-L



# 18. Digital output circuit; Pin 43: DOUT

This is an output pin for use with a digital audio interface. Data is output in the EIAJ format. This signal has been processed by the interpolation and muting circuits. This pin has a built-in driver circuit and can directly drive a transformer.

MSB	LSB	Command	RES = low
0 1 0 0	0 0 1 0	DOUT ON	
0 1 0 0	0 0 1 1	DOUT OFF	
0 1 0 0	0 0 0 0	UBIT ON	
0 1 0 0	0 0 0 1	UBIT OFF	

- The DOUT pin can be locked at the low level by issuing a DOUT OFF command.
- The UBIT information in the DOUT data can be locked at zero by issuing a UBIT OFF command.

# 19. CONT pin: Pin 60: CONT


MSB LS	SB	Command		. If	RES = low
0 0 0 0 1 1 1 0	)	CONT SET			Low
1 0 0 0 1 0 1 1	I	CONT AND CO-ROM X	A.RESET	and the second	0

The CONT pin goes high when a CONT SET command is issued

# 20. Crystal clock oscillator; Pin 63: XIN, pin 64: XOU

MSB	LSB	Command	RES = low
1 0 0 0	) 1 1 1 0	ØSC ON	0
1 0 0 0	) 1 1 0 1	OSC OFF	
1 1 0 0	0 0 0 1	DOUBLE SPEED MODE	
1 1 0 0	0 0 1 0	NORMAL MODE	0
0 1 1 0	0000	VĈO 8M	0
0 1 1 0	00001 //	VCO 16M	

The clock that is used as the time base is generated by connecting a 16.9344 MHz crystal oscillator between these pins. The OSC OFF command turns off both the VCO and crystal oscillators. Also, the LC78681KE can be set up to handle double speed playback simply by issuing a command. The table below lists the relationships between the crystal and VCO oscillators.



VC@ playback speed	Mode	e 8M	Mode 16M		
7/	/ Normal speed mode	Double speed mode	Normal speed mode	Double speed mode	
When reset	0	_	_	_	
Al pin external input (8M VCO)	8.6436 MHz				
Al pin external input (17M VCO)			17.2872 MHz	17.2872 MHz	
All pin external input (LA9210)	8.6436 MHz	17.2872 MHz			
PCK monitor output	4.3218 MHz	8.6436 MHz	4.3218 MHz	8.6436 MHz	

# Recommended crystal clock oscillator component values

Manufacture	Oscillator	Cin/Cout
CITIZEN WATCH CO., LTD.	CSA-309 (16.9344 MHz)	6 pF to 10 pF (Cin = Cout)

#### 21. 4.2M and 16M pins; Pin 59: 4.2M, pin 58: 16M


The 16.9344 MHz external crystal oscillator 16.9344 MHz buffer output signal is output from the 16M pin. That frequency divided by four (a 4.2336 MHz frequency) is output from the 4.2M pin. When the oscillator is turned off both these pins will be fixed at either high or low. These frequencies are not changed by issuing the double speed command.

# 22. Reset circuit; Pin 55: RES


When power is first applied, this pin should be briefly set low and then set high. This will set the muting to — dB and stop the disk motor.

Constant linear velocity servo	START	STOP BRAKE CLV
Muting control	0 dB	-12 dB
Subcode Q address conditions	Address 1	Address free /
Laser control	ON (low)	OFF (high)
CONT	High	Low
OSC	ON	OFF .
Track jump mode	Former	New
Track count mode	Former	/ New

Setting the RES pin low sets the LC78681KE to the settings enclosed in boxes in the table.



# 23. Adjustment process sound output function; Pin 27: DEMO



By setting this pin high, muting can be set to 0 dB, the disk motor can be set to CLV, and a focus start operation can be performed, even without issuing any commands from the control microprocessor. Also, since the LASER pin becomes active, if the mechanism and servo systems are complete, an EFM signal can be acquired with only this equipment, and an audio signal can be produced without the presence of a microprocessor.

24. Other pins; Pin 1: TEST1, pin 9: TEST2, pin 23: TEST3, pin 28: TEST4, pin 61: TEST5, pin 37: TEST6, pin 32: TEST7

These pins are used for testing the LSI's internal circuits. Since the pins TEST1 to TEST5 have built-in pull-down resistors, they can be left open in normal operation.

#### **Circuit Block Operating Descriptions**

#### 1. RAM address control

The LC78681KE incorporates an 8-bit  $\times$  2 k-word RAM on chip. This RAM is used as a buffer memory, and has an EFM demodulated data jitter handling capacity of  $\pm 4$  frames. The LC78681KE continuously checks the remaining buffer capacity and controls the data write address to fall in the center of the buffer capacity by making fine adjustments to the PCK side of the CLV servo circuit and the frequency divisor. If the  $\pm 4$  frame buffer capacity is exceeded, the LC78681KE forcibly sets the write address to the  $\pm 0$  position. However, since the errors that occur due to this operation cannot be handled with error flag processing, the IC applies making to the output for a 128 frame period.

Division ratio or processing		
Force to ±0	and the second s	
589	Increase ratio	
589	Increase ratio	
589	and the state of t	
588	Standard ratio	
587		
587	Decrease ratio	
587		
Force to ±0	1/ 40 000	
	Force to ±0 589 589 589 588 587 587	

#### 2. C1 and C2 error correction

The EFM demodulated data is written to internal RAM to compensate for jitter, and the LC78681KE performs the following processing with a constant timing based on the crystal oscillator clock. First, the LC78681KE performs C1 error checking and correction in the C1 block, determines the C1 flags, and writes the C1 flag register. Next, the LC78681KE performs C2 error checking and correction in the C2 block, determines the C2 flags, and writes data to internal RAM.

C1 flag	Error correction and flag processing
No errors	No correction required Flag reset
1 error	Correction · Flag reset
2 errors	Correction - Flag set
3 errors or more	Correction not possible · Flag set

	N6 01
C2 flag	Extor correction and flag processing
No errors	No correction required . Flag reset
1 error	Correction · Flag reset
2 errors	Depends on C1 7
3 errors or more	Depends on C1*2

- Note: 1. If the positions of the errors determined by the C2 check agree with the those specified by the C1 flags, the correction is performed and the flags are cleared. However, if the number of C1 flags is 7 or higher, C2 correction may fail. In this case correction is not performed and the C1 flags are taken as the C2 flags without change. Error correction is not possible if one error position agrees and the other does not.

  Furthermore, if the number of C1 flags is 5 or under, the C1 check result can be seen as unreliable. Accordingly, the flags will be set in this case. Cases where the number of C1 flags is 6 or more are handled in the same way, and the C1 flags are taken as the C2 flags without change. When there is not even one agreement between the error positions, error correction is, of course, impossible. Here, if the number of C1 flags was 2 of under, data that was seen as correct after C1 correction is now seen as incorrect data. The flags are set in this case. The other C1 flags are taken as the C2 flags without change.
  - 2. When data is determined to have three or more errors and be uncorrectable, correction is, of course, impossible. Here, if the number of C1 flags was 2 or under, data that was seen as correct after C1 correction is now seen as incorrect data. The flags are set in this case. The other C1 flags are taken as the C2 flags without change.

# Differences between the LC78681E and the LC78681KE/LC78681KE-L

- 1. New functions
  - CLV phase comparator divisor function (divisors of 2, 4, and 8)
  - CLV three state output
  - JP three state output

# 2. New commands

· Command input

MSB	LSB	Command	RES = low	Function
1 1 1 0 1	1 1 1 1	COMMAND INPUT NOISE EXCLUSION MODE		Excludes noise from the CQCK signal.
1 1 1 0 1	1 1 1 0	RESET NOISE EXCLUSION MODE		
	1 1 1 0	(former product scheme)	J. J.	

# • CLV servo

MSB LSB	Command	RES ≔ low	Function
1 0 1 1 0 0 0 1	CLV PHASE COMPARATOR DIVISOR: 1/2		and the second second
1 0 1 1 0 0 1 0	CLV PHASE COMPARATOR DIVISOR: 1/4		The former product compared the phase for
1 0 1 1 0 0 1 1	CLV PHASE COMPARATOR DIVISOR: 1/8		Peach 7.35 kHz cycle. A new frequency
1 0 1 1 0 0 0 0	NO CLV PHASE COMPARATOR DIVISOR USED (former product scheme)		divisor function has been added.
1 0 1 1 0 1 0 0	CLV THREE STATE OUTPUT MODE		CLV servo can be controlled from a single pin since a three state output function has
1 0 1 1 0 1 0 1	RESET THREE STATE OUTPUT MODE (former product scheme)		been added to the CLV+ pin (and to the CLV- pin as well).

# • Track jump


MSB LSB	// Command	RES = low	Function
1 0 1 1 0 1 1 0	JP THREE STATE OUTPUT		The track jump function can be controlled from a single pin since a three state output
1 0 1 1 0 1 1 1	RESET THREE STATE OUTPUT MODE (former product scheme)	0	function has been added to the JP+ pin (and to the JP- pin as well).
0 1 0 1 0 0 1 0	1 TRACK JUMP IN #4		TOFF is set low during the track jump "c"
0 1 0 1 1 0 1 0	1 TRACK JUMP OUT #4		period.
001000	ACOM TUPTO FOR GOINS OF CONTROL O		TOFF is set high during the track jump THLD
0 0 1 0 0 0 0	RESET THLD PERIOD TOFF OUTPUT MODE (former product scheme)		period.

### · Internal brake mode

MSB* LSB	Command	RES = low	Function
1 1 0 0 1 0 1 1	INTERNAL BRAKE CONTINUOUS MODE RESET CONTINUOUS MODE (former product scheme)	0	The LC78681KE remains in continuous brake operation mode even after WRQ goes high.
1 1 0 0 1 1 0 0	TOFF OUTPUT DISABLED MODE RESET TOFF OUTPUT DISABLED MODE (former product scheme)	0	TOFF goes low during internal brake operation.

# 3. Changed specification

• The "c" periods (braking periods) during track jump operations have all been changed from 24 ms to 60 ms.



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give use to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any and all SANYO products described or contained herein fall under strategic products (including services) controlled under the Foreign Exchange and Foreign Trade Control Law of Japan, such products must not be exported without obtaining export license from the Ministry of International Trade and Industry in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1998. Specifications and information herein are subject to change without notice.