

# Compact Disc Player DSP with Built-in Microcontroller

## Overview


The LC78602NE CMOS IC implements compact disc player signal processing, servo control, LED display, key input acquisition, and remote controller processing without requiring control by a separate microcontroller. The basic functions provided include demodulation of the EFM signal from the optical pickup, deinterleaving, error detection and correction, 8× oversampling digital filters, D/A converter (with built-in analog low-pass filter), LED driver, remote controller processing, key acquisition, and control processing. Thus this IC can provide excellent cost/performance characteristics when implementing a low-end CD player.

# **Functions**


- Implements CD play/pause, disc stop, track selection, fast forward, reverse, repeat mode playback of 1 track or the whole disc, programmed play (setup, play, and clear) of up to 16 tracks, and random repeat play under the control of key input or remote controller input.

  Signal-Processing Block>
- Slices an input high-frequency signal at an accurate level, converts the EFM signal, and generates a clock with an average frequency of 4.3218 MHz using a PLL circuit that performs a phase comparison with an internal VCO.
- Accurately generates not only the reference clock but also all necessary internal timings using an external 16.9344MHz crystal.
- Controls the disc motor speed using a frame difference signal created based on the reproduced clock signal and a reference clock.
- Performs detection, protection, and interpolation for the frame synchronizing signal to assure stable data readout.
- Demodulates the EFM signal, converting it to 8-bit

- symbol data.
- Separates the subcode data from the EFM signal and outputs that data to the internal control processing block.
- After applying a CRC check to the subcode Q signal, outputs that signal to the internal control processing block.
- Buffers the demodulated EFM signal data in internal RAM and compensates for ±4 frames of jitter due to disc speed fluctuations.
- Performs unserambling and deinterleaving by reordering the demodulated EFM signal data to the stipulated order.
- Performs error defection and correction and flag processing (C1: dual errors, C2: dual errors)
- The C2 flags are set based on the C1 flags and the result of the C2 processing, and the signal is interpolated or previous value hold is applied based on the C2 flags.
   Dual interpolation is adopted in the interpolation circuit.
   Previous value hold is applied if two or more consecutive errors are indicated by the C2 flags.
- Performs track jump, focus start, disc motor start/stop, muting on/off, track count, and other operations under control of the internal control processing block.
- Provides digital outputs.
- Generates D/A converter input signals with continuity improved by 8× oversampling digital filters.
- Includes on-chip third-order noise shaper delta-sigma D/A converters with built-in analog low-pass filter.
- Digital deemphasis circuit
- Adopts zero-cross muting.
- <Display Block>
- On-chip LED drivers for 7 segment 2-digit display plus play, program, repeat, and random indicators
- <Control Processing Block>
- Key matrix circuit with 1 input and 8 outputs for an 8-key matrix
- Supports remote controller input.
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein



### **Pin Assignment**



# **Specifications**

Specifications Absolute Maximum Ratings at Ta = 25 °C, V <sub>SS</sub> = 0 V								
Parameter	Symbol	Ratings	Unit					
Maximum supply voltage	V <sub>DO</sub> max	$V_{SS} - 0.3$ to $V_{SS} + 7.0$	V					
Input voltage	Vin	$V_{SS} - 0.3$ to $V_{SS} + 0.3$	V					
Output voltage	<b>У</b> оит	$V_{SS} - 0.3$ to $V_{SS} + 0.3$	V					
Allowable power dissipation	Pdmax	300	mW					
Operating temperature	Topr	-20 to +75	°C					
Storage temperature	Tstg /	-40 to +125	°C					

# Allowable Operating Ranges at Ta = –20 to +75 °C, $V_{DD}$ = 4.5 to 5.5 V, $V_{SS}$ = 0 V

		Conditions	Ratings			l lait
Parameter	Symbol Conditions –		min	typ	max	Unit
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub> , XV <sub>DD</sub> , L/RV <sub>DD</sub> , VV <sub>DD</sub> Normal speed playback	4.5		5.5	V
	V <sub>IH</sub> 1	DEFI, 3 V/*5 V, TMOD, *RES, HFL, TES	0.7 V <sub>DD</sub>		$V_{DD}$	V
High Joseph input Weltago	V <sub>IH</sub> 2	*KEYIN	0.8 V <sub>DD</sub>		$V_{DD}$	V
High-level input voltage	V <sub>IH</sub> 3	EFMIN	0.6 V <sub>DD</sub>		$V_{DD}$	V
	V <sub>IH</sub> 4	PUIN, RMTSL1 to 3, REMOTE, CLOSE, DRF	0.8 V <sub>DD</sub>		$V_{DD}$	V
	V <sub>IL</sub> 1	DEFI, 3 V/*5 V, TMOD, *RES, HFL, TES	0		0.3 V <sub>DD</sub>	V
Low-level input voltage	V <sub>IL</sub> 2	*KEYIN	0		0.5 V <sub>DD</sub>	V
Low-level input voltage	V <sub>IL</sub> 3	EFMIN	0		0.4 V <sub>DD</sub>	V
	V <sub>IL</sub> 4	PUIN, RMTSL1 to 3, REMOTE, CLOSE, DRF	0		0.2 V <sub>DD</sub>	V
Input level	V <sub>IN</sub> 1	EFMIN: Slice level control	1.0			Vp-p
I input level	V <sub>IN</sub> 2	XIN: Capacitor coupled input	1.0			Vp-p
Operating frequency range	f <sub>OP</sub>	EFMIN			10	MHz
Crystal oscillator frequency	fX	X <sub>IN</sub> , X <sub>OUT</sub>		16.9344		MHz

# Electrical Characteristics at $Ta=-20~to~+75^{\circ}C,\,V_{DD}=4.5~to~5.5~V,\,V_{SS}=0~V$


Parameter	Symbol	Applicable pine	oins Conditions		Unit		
Falametei	Symbol	Applicable pins	Conditions	min	typ	max	Unit
Current drain	I <sub>DD</sub>	$V_{DD}$ , $XV_{DD}$ , $L/RV_{DD}$ , $VV_{DD}$			35	55	mA
High-level input current	I <sub>IH</sub> 1	DEFI, 3 V/*5 V, EFMIN, TMOD, HFL, TES, PUIN, *KEYIN, RMTSL1 to 3, REMOTE, CLOSE, *RES, DRF	$V_{IN} = V_{DD}$			5	μA
	I <sub>IH</sub> 2	LASER, FSTA, EFBAL, SP8	$V_{IN} = V_{DD}$	/250	500	1000	μA
Low-level input current	I <sub>IL</sub> 1	DEFI, 3 V/*5 V, EFMIN, TMOD, HFL, TES, RMTSL2 to 3, REMOTE, *RES, DRF	V <sub>IN</sub> = 0 V	-5			μA
	I <sub>IL</sub> 2	PUIN, *KEYIN, RMTSL1, CLOSE	V <sub>IN</sub> = 0 V	-25	-50	⊬ <b>1.0</b> 0	μA
High-level output voltage	V <sub>OH</sub> 1	EFMO, CLV, TOFF, TGL, JP, LASER, FSTA, EFBAL, SP8, FSEQ, PCK, SLOF, SLED+, SLED-, EFLG, FSX, *AMUTE	I <sub>OH</sub> = - mA	6.8 V <sub>DD</sub>			٧
	V <sub>OH</sub> 4	DOUT	I <sub>ØH</sub> ≠ –12 mA	0.9 V <sub>DD</sub>	J. J		V
	V <sub>OL</sub> 1	EFMO, CLV, TOFF, TGL, JP, FSEQ, PCK, SLOF, SLED+, SLED-, *DIG1, *DIG2, EFLG, FSX, *AMUTE	I <sub>OL</sub> = 1 mA			0.2 V <sub>DD</sub>	V
Low-level output voltage	V <sub>OL</sub> 2	*SEG1 to 8, *PROG, *RANDOM	I <sub>OL</sub> = 8 mA		į.	0.2 V <sub>DD</sub>	V
	V <sub>OL</sub> 5	DOUT	lác = 12 mA	11		0.1 V <sub>DD</sub>	V
Output off leakage current	I <sub>OFFH</sub>	PDO, CLV, JP, *RANDOM	Vour≠V <sub>DD</sub>	11		5	μA
Output on leakage current	I <sub>OFFL</sub>	PDO, CLV, JP, *RANDOM	V <sub>OUT</sub> = 0√V	<i>§ §</i> –5			μA
Pull-up resistance	R <sub>PU</sub> 1	PUIN, *KEYIN, RMTSE1, CLOSE, *DIG1, *DIG2, *PRØG/		and the second second	100		kΩ
	R <sub>PU</sub> 2	*SEG1 to 8	77		50		kΩ
Pull-down resistance	R <sub>PD</sub>	LASER, FSTA, EFBAL, SP8			10		kΩ
Charge pump output current	I <sub>PDOH</sub>	PDO	R <sub>ISET</sub> = 68 kΩ	64	80	96	μA
	I <sub>PDOL</sub>	PDO	R <sub>ISET</sub> = 68 kΩ	-96	-80	-64	μΑ

# 

Parameter	Symbol	Applicable pins	Conditions		Ratings		Unit
Falameter	Symbol	Applicable pris	Conditions	min	typ	max	Offic
Total harmonic distortion	T⊭D≠N	LCHO, RCHO	3 kHz: 0dB data input 20kHz low-pass filter used (built-in AD725D)		0.025	0.04	%
Dynamic range	DR	LCHO, RCHO	1 kHz: -60dB data input 20kHz kw-pass filter and A filter used (built-in AD725D)	86	88		dB
Signal-to-noise ratio	S/N	LCHO RCHO	f kHz: 0dB data input 20kHz low-pass filter and A filter used (built-in AD725D)	90	92		dB
Crosstalk	СТ	LCHO, RCHO,	1 kHz: 0dB data input 20kHz low-pass filter used (built-in AD725D)	80	82		dB

Note: Measured in normal speed playback mode with the Sanyo 1-bit D/A converter block reference circuit.

# 1-Bit D/A Converter Output Block Reference Circuit



# **Pin Functions**

Pin No.	Pin	I/O	Function	Pin state during reset
1	DEFI	ı	Defect detection signal (DEF) input. (Must be connected to 0 V if unused.)	
2	3 V/*5 V	ı	Supply voltage selection input. (High: 3V operation, low: 5V operation)	_
3	PDO	0	Internal VCO control phase comparator output	Undefined
4	VV <sub>SS</sub>	_	Internal VCO ground. This pin must be connected to 0 V.	a distribution —
5	ISET	Al	PLL circuit pins PDO output current adjustment resistor connection	Real Property lives
6	VV <sub>DD</sub>	_	Internal VCO power supply	The state of the s
7	FR	Al	VCO frequency range adjustment	% <i>F</i> /
8	V <sub>SS</sub>	_	Digital system ground. This pin must be connected to 0 V.	1/
9	EFMO	0	Slice level EFM signal output	Undefined
10	EFMIN	I	control pins EFM signal input	/ / -
11	TMOD	I	Test input. This pin must be connected to 0 V.	<i>f/ -</i>
12	CLV	0	Disc motor control output. This is a 3-value output.	Hi-Z
13	HFL	I	Track detection signal input. This is a Schmitt input.	_
14	TES	I	Tracking error signal input. This is a Schmitt input.	_
15	TOFF	0	Tracking off output	High output
16	TGL	0	Tracking gain switching output. A low level output faises the gain.	Undefined
17	JP	0	Track jump control output. This is a 3-value output.	Hi-Z
18	LASER	0	Laser control. A pull-down resistor is built in	Pulled down
19	FSTA	0	FSTA control. A pull-down resistor is built in.	Pulled down
20	EFBAL	0	EFBAL control. A pull-down resistor is built in.	Pulled down
21	SP8	0	SP8 control. A pull-down resistor is built in.	Pulled down
22	$V_{DD}$	_	Digital system power supply	_
23	FSEQ	0	Synchronizing signal detection output. Outputs a high level if the synchronizing signal detected from the EFM signal and the internally generated synchronizing signal match.	Undefined
24	PCK	0	EFM data playback clock monitor. 4:3218 MHz when the phase is locked.  (Note that this output is only provided in test mode. This pin outputs a low level during normal mode operation.)	Low output
25	SLOF	0	Sled off control output	High output
26	SLED+	0	Clad food out.	Low output
27	SLED-	0	Sled feed output	Low output
28	PUIN	ı	Limit switch detection input. A pull-up resistor is built in.	_
29	DOUT	0	Digital output (EIA) format	Undefined
30	NC	_	Undsed pin. This pin must be left open.	_
31	*SEG8	0	Segment output (8): A pull-up resistor is built in.	Pulled up
32	*SEG7	0	Segment output (7). A pull-up resistor is built in.	Pulled up
33	*SEG6	ø,	Segment output (6), A pull-up resistor is built in.	Pulled up
34	*SEG5	Ø	Segment output (5). A pull up resistor is built in.	Pulled up
35	*SEG4	<b>/</b> 0	Segment output (4). A pull-up resistor is built in.	Pulled up
36	*SEG3 // //	0	Segment output (3). A pull-up resistor is built in.	Pulled up
37	*SEQ2 🐔	0	Segment output (2). A pull-up resistor is built in.	Pulled up
38	*SÉG¶	O	Segment output (1). A pull-up resistor is built in.	Pulled up
39	/ Vss		Digital system ground. This pin must be connected to 0 V.	_
40	/ NC	4	Unused pin. This pin must be left open.	_
41 ,	*DIG2	0	Common driver output (2). A pull-up resistor is built in.	Pulled up
42 🐧	*DIG1	Ö	Common driver output (1). A pull-up resistor is built in.	Pulled up
43	*PROG	О	Program operation monitor. A pull-up resistor is built in.	Pulled up
44	*KEYI1		Key matrix input (1). A pull-up resistor is built in.	
45	NC	_2	Unused pin. This pin must be left open.	_
46	NO.	A Sell	Unused pin. This pin must be left open.	_
47	*RANDOM	16	Random mode indicator output (Low: random mode, high: modes other than random mode.)	Hi-Z
48	RMTSL3	1/0	Remote controller identifier input (3). This pin functions as an output pin set to the low level during resets (when the *RES pin is low) and for a few milliseconds after the *RES pin switches to the high level. Therefore, applications that will set this pin high must connect an external pull-up resistor to this pin.	Low output


Continued on next page.

# Continued from preceding page.

Pin No.	Pin	I/O	Function	Pin state during reset
49	EFLG	0	Monitor for C1, C2, single, and double error corrections. (Note that this output is only provided in test mode. This pin outputs a low level during normal mode operation.)	Low output
50	FSX	0	Outputs a 7.35 kHz synchronizing signal that is generated by dividing the crystal oscillator output. (Note that this output is only provided in test mode. This pin outputs a low level during normal mode operation.)	Low output
51	*AMUTE	0	Audio mute output signal	Low output
52	REMOTE	I	Remote controller signal input	w H
53	RMTSL2	I/O	Remote controller identifier input (2). This pin functions as an output on set to the low level during resets (when the *RES pin is low) and for a few milliseconds after the *RES pin switches to the high level. Therefore, applications that will set this pin high must connect an external pull-up resistor to this pin.	Low output
54	LCHO	0	Left channel D/A converter output	Undefined
55	L/RV <sub>DD</sub>	-	D/A converter power supply	<i>-</i>
56	L/RV <sub>SS</sub>	-	D/A converter ground. This pin must be connected to 0°V	_
57	RCHO	0	Right channel D/A converter output	Undefined
58	CLOSE	- 1	Close switch detection input. A pull-up resistor is built in.	_
59	RMTSL1	- 1	Remote controller identifier input (1). A pull-up resistor is built in	_
60	X <sub>OUT</sub>	0	Connections for a 16.9344 crystal element	Clock output
61	X <sub>IN</sub>	I	Confidential to a 10.5544 Crystal element	_
62	$XV_{DD}$	_	Crystal oscillator circuit power supply	_
63	*RES	I	IC reset input. Applications must set this pin low temporarily when power is first applied.	
64	DRF	I	DRF input	

Note: The same potential must be connected to all the power supply pins (V<sub>DD</sub>, V<sub>DD</sub>, ARV<sub>DD</sub>), and XV<sub>DD</sub>).





Note: This circuit is an example of typical connections used with the LC78602NE, but is not a complete circuit, i.e. certain peripheral components and circuits have been omitted. Contact your Sanyo representative for detailed information on this circuit.

#### **Notes on Application Design**

It goes without saying that applications must strictly observe the absolute maximum ratings and allowable operating ranges (and recommended operating conditions) stipulated for this IC to achieve reliability as a system. However, we also strongly recommend that designers carefully consider both the mounting conditions and the actual usage environment, including ambient temperatures and static electricity, when designing applications.

This section provides additional notes concerning design, mounting, and certain other points that require care during application design.

#### 1. Handling of Unused Pins

If any unused pins on this IC are left in the open state, certain internal states may become undefined. Unused pins for which the handling is specified in the documentation must be handled as specified. Also be sure that no output pins contact any power supply or ground lines or any other output pin.

#### 2. Latch-up Prevention

- Due to the internal structure of this IC, the same potential must be applied to all power supply pins.
  - Also provide the same potential to the servo system ASP. Since the slice level control circuit is shared with this IC, the same power supply potential must be applied. Also be sure to apply the same potential to all ASP power supply pins.
  - For products in which the power supply pins are completely isolated within the IC and special allowances apply, be sure to follow the detailed instructions in the documentation.
- The IC may latch up if timing discrepancies appear between the rise times for different power supply pins. Design applications so that no discrepancies appear.
- Do not raise the voltage of any input or output pin above the  $V_{DD}$  level, and do not lower the voltage below  $V_{SS}$ . This point requires special care when power is first applied.
- Do not allow overvoltages or abnormal signal noise levels to be applied to this IC.
- In general, latch-up can be prevented by twing unused input pins to  $V_{DD}$  or  $V_{SS}$ . However, the directions for unused pin handling in the documentation for this IC must be followed.
- Do not short the outputs.

#### 3. Interface

When different devices are connected incorrect operation may result if the input  $V_{IL}$  and  $V_{IH}$  and the output  $V_{OL}$  and  $V_{OH}$  levels do not match. Insert level shifters so that the IC is not destroyed if it is connected to a device that uses a different power-supply voltage, such as in a dual power supply system applications.

#### 4. Load Capacitance and Output Current

- If a load with a large capacitance is connected, the wiring may fuse since such a load can result in the equivalent of an output short for an extended period. Also, excessive charge and discharge currents can cause noise and degrade application performance or lead to incorrect operation. Use loads of the recommended capacitance.
- Excessive output sink or source currents can lead to problems similar to those described above. Use this IC within the recommended current levels while taking the maximum allowable power dissipation into consideration as well.

# 5. Notes on Power Application and Reset

- There are cases where care is required at power on, during a reset, and when the reset state is cleared. Refer to the specifications sheet for the product and observe the notes concerning power on and IC reset.
- The pin output states, the pin I/O direction settings, and the contents of the registers are not guaranteed when power is first applied in this IC. Items that are defined by the reset operation and when the mode is set are guaranteed after that operation. Applications must first apply a reset to this IC after power is applied. Since pin states and register contents that are not defined by the reset operation may change over time from the states in early versions due to long term variations across lots, applications should not depend on these values.

#### 6. Notes on Thermal Design

The failure rate of semiconductor devices is accelerated by higher ambient temperatures and power dissipation levels. We strongly recommend taking changes in ambient conditions into account and providing as large a margin as possible in thermal design to assure high reliability.


#### 7. Notes on Printed Circuit Board Pattern Design


- Ideally, the influence of shared impedances should be minimized by separating the V<sub>DD</sub> and ground lines for each system.
- Design  $V_{DD}$  and ground lines to be as short and as wide as possible, and to have the lowest high-frequency impedance possible. Ideally, decoupling capacitors (0.01 to 1  $\mu$ F) should be inserted in each  $V_{DD}$  ground pair. These capacitor should be placed as close to the corresponding  $V_{DD}$  pin as possible. It is also appropriate to insert capacitors of about 100 to 220  $\mu$ F between each  $V_{DD}$  and ground as low-frequency filters. However, be careful not to use values that are too large for these capacitors, since that can result in latch-up.
  - In the servo system, the reference voltage line (V<sub>REF</sub>) and the driver V<sub>CC</sub> and ground lines are handled in the same way. The driver ground line should be made especially wide. If at all possible use the recommended driver pattern, which, being directly under the device, was also designed to provide a hear dissipation effect as well.
  - If a current output pickup is used, locate the optical pickup element connector and the ASP RF input as close together as possible. Even if a voltage output type pickup is used, the I/V conversion resistor located at the ASP input should be located near the ASP RF input.
- The EFM signal line should be made as short as possible, and should either be located away from adjacent lines or should be shielded from adjacent lines by V<sub>SS</sub> or V<sub>DD</sub> shield lines.
   Since the slice level control output (EFMO) can easily disrupt the EFM signal line, the resistor connected to the output pin should be located as close to the pin as possible. Note that reducing the value of this resistor increases the influence of radiation and cares must be taken for the output level when the value increases.
- Cover the area around the crystal with the ground pattern.

#### 8. Other Notes

If you have any questions during the application design phase, do not hesitate to contact your Sanyo sales representative or the nearest Sanyo semiconductor sales office.

This IC is specifically designed for use in CD players, and as such its specifications differ from those of general-purpose product standard logic ICs. We recommend system debugging using the end product system itself and adopting failsafe system design if required by the application.





- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co. Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1998. Specifications and information herein are subject to change without notice.