



No. 3803

CMOS LSI

LC7802

Output Port Expansion IC for VTR Applications

Advanced Information

OVERVIEW

The LC7802 is an output port expansion IC that incorporates a 10-bit serial-to-parallel converter, controlled by an external microcontroller, making it ideal for video tape recorder (VTR) applications.


The LC7802 features tristate outputs and an automatically generated latch signal. It also features reset initialization at power-ON to initialize the outputs in the high-impedance state.

The LC7802 operates from a 5 V supply and is available in 14-pin DIPs.

FEATURES

- 10-bit serial-to-parallel converter
- Tristate outputs
- Reset initialization at power-ON
- Latch signal generated automatically
- 5 V supply
- 14-pin DIP



PINOUT




PACKAGE DIMENSIONS

Unit: mm

3003A-DIP14

**BLOCK DIAGRAM****PIN DESCRIPTION**

Number	Name	Equivalent circuit	Description
1	VSS		Ground
2	DI		Serial data input
3	CLK	buffer	Clock input

Number	Name	Equivalent circuit	Description
4 to 13	D0 to D9		Data outputs
14	VDD		5 V supply

SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage range	V _{DD}	-0.3 to 7.0	V
DI and CLK input voltage range	V _I	-0.3 to V _{DD} + 0.3	V
D0 to D9 output voltage range	V _O	-0.3 to V _{DD} + 0.3	V
D0 to D9 output current	I _O	2	mA
Power dissipation	P _D	200	mW
Operating temperature range	T _{OPR}	-30 to 70	°C
Storage temperature range	T _{STG}	-40 to 125	°C

Recommended Operating Conditions


T_A = 25 °C

Parameter	Symbol	Rating	Unit
Supply voltage	V _{DD}	5	V
Supply voltage range	V _{DD}	4.5 to 5.5	V

Electrical Characteristics

V_{DD} = 5 V, T_A = -30 to 70 °C

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
DI and CLK LOW-level input voltage	V _{IL}		V _{SS} - 0.3	-	0.2V _{DD}	V
DI and CLK HIGH-level input voltage	V _{IH}		0.8V _{DD}	-	V _{DD} + 0.3	V
D0 to D9 LOW-level output voltage	V _{OL}	I _{OL} = 1.0 mA	-	-	0.4	V
D0 to D9 HIGH-level output voltage	V _{OH}	I _{OH} = -1.0 mA	V _{DD} - 0.4	-	-	V
Hysteresis voltage	V _{HYS}		-	0.1V _{DD}	-	V
Standby supply current	I _{SD}	V _{IN} = V _{DD} or V _{SS} , outputs open	-	-	3	µA

Timing Characteristics

$V_{DD} = 5 \pm 0.5 \text{ V}$, $T_a = -30 \text{ to } 70 \text{ }^\circ\text{C}$

Parameter	Symbol	Rating			Unit
		min	typ	max	
CLK input minimum clock pulselength	t_{CLK}	500	-	-	ns
DI input data shift setup time	t_s	200	-	-	ns
DI input data shift hold time	t_h	200	-	-	ns
DI input data latch setup time	t_{LS}	200	-	-	ns
DI input data latch hold time	t_{LH}	250	-	-	ns

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

FUNCTIONAL DESCRIPTION

System Timing

At power-ON, a reset initialization occurs to ensure that the outputs are in the high-impedance state before the first latch signal.

Data is shifted into the shift register on the rising edge of the clock, CLK. The shift register contents are latched on the falling edge of CLK when DI is HIGH. The system timing is shown in figure 1.




Figure 1. System timing