# LC75850E, 75850W



# 1/3 Duty General Purpose LCD Drivers

#### Overview

The LC75850E and LC75850W are general purpose LCD drivers for use in microprocessor controlled applications such as radio tuner frequency displays.


#### **Functions**

- Supports both 1/3 duty 1/2 bias and 1/3 duty 1/3 bias LCD driver techniques for a maximum of 156 segments.
- Power saving mode allows the backup function to be switched on or off and all segments to be turned off unconditionally.
- Can be controlled by three serial data lines (CE, CL, and DI) from the microprocessor. (CCB handling)
- High generality, since segment data can be displayed without going through a decoder.
- The INH pin unconditionally turns off display.
- The LCD drive bias voltage can be provided internally or externally.
- Power supply voltage: 4.5 to 8V.

# **Package Dimensions**


unit:mm

3159-QIP64E



#### unit:mm

#### 3190-SQFP64



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

# **Specifications**

# Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +9.0	V
Input voltage	V <sub>IN</sub> 1	CE, CL, DI, INH	-0.3 to +9.0	V
Imput voltage	V <sub>IN</sub> 2	OSC	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage	Vout	OSC	-0.3 to V <sub>DD</sub> +0.3	V
Output current	I <sub>OUT</sub> 1	S1 to S52	300	μΑ
Output current	I <sub>OUT</sub> 2	COM1 to COM3	3	mA
Allowable power dissipation	Pd max	Ta≤85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

# Allowable Operating Ranges at $Ta=-40\ to\ +85^{\circ}C,\ V_{SS}=0V$

Parameter	Symbol	mbol Conditions	Ratings			Unit
Farameter Symbol Conditions		min	typ	max	Offic	
Supply voltage	V <sub>DD</sub>	$V_{DD}$	4.5		8.0	V
Input voltage	V <sub>DD</sub> 1	V <sub>DD</sub> 1		2/3V <sub>DD</sub>	8.0	V
imput voitage	V <sub>DD</sub> 2	V <sub>DD</sub> 2		1/3V <sub>DD</sub>	8.0	V
Input high level voltage	VIH	CE, CL, DI, INH	4.0		8.0	V
Input low level voltage	V <sub>IL</sub>	CE, CL, DI, INH	0		0.7	V
Recommended external resistance	Rosc	OSC		47		kΩ
Recommended external capacitance	Cosc	OSC		1000		pF
Guaranteed oscillator range	fosc	OSC	19	38	76	kHz
Data setup time	t <sub>ds</sub>	CL, DI: Figure 2	100			ns
Data hold time	<sup>t</sup> dh	CL, DI: Figure 2	100			ns
CE wait time	t <sub>cp</sub>	CE, CL: Figure 2	100			ns
CE setup time	t <sub>cs</sub>	CE, CL: Figure 2	100			ns
CE hold time	t <sub>ch</sub>	CE, CL: Figure 2	100			ns
CL high level time	t <sub>ø</sub> H	CL: Figure 2	100			ns
CL low level time	t <sub>øL</sub>	CL: Figure 2	100			ns
Rise time	t <sub>r</sub>	CE, CL, DI: Figure 2		100		ns
Fall time	t <sub>f</sub>	CE, CL, DI: Figure 2		100		ns
INH switching time	t2	Figure 3	10			μs

# **Electrical Characteristics** at Ta = -40 to $+85^{\circ}C$ , $V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings			Unit
Parameter	Symbol		min	typ	max	Unit
Input high level current	I <sub>IH</sub> 1	CE, CL, DI INH; V <sub>IH</sub> =8V		5	μA	
Input low level current	I <sub>IL</sub> 2	CE, CL, DI INH; V <sub>IL</sub> =0V			5	μΑ
Oscillator frequency	fosc	OSC; R <sub>OSC</sub> =47kΩ, C <sub>OSC</sub> =1000pF		38		kHz
Hysteresis	٧H	CE, CL, DI INH; V <sub>DD</sub> =5V	0.3			V
Output high level voltage	V <sub>OH</sub> 1	S1 to S52; I <sub>OUT</sub> 1=-20µA	V <sub>DD</sub> -1.0			V
Output low level voltage	V <sub>OL</sub> 1	S1 to S52; I <sub>OUT</sub> 1=20µA			1.0	V
Output high level voltage	V <sub>OH</sub> <sup>2</sup>	COM1 to COM3; I <sub>OUT</sub> 2=-100µA	V <sub>DD</sub> -1.0			V
Output low level voltage	V <sub>OL</sub> 2	COM1 to COM3; I <sub>OUT</sub> 2=100µA			1.0	V
	V <sub>MID1</sub>	1/2 bias, COM1 to COM3; I <sub>OUT</sub> 2=±100µA	1/2V <sub>DD</sub> ±1.0			V
	V <sub>MID2</sub>	1/3 bias, COM1 to COM3; I <sub>OUT</sub> 2=±100µA	2/3V <sub>DD</sub> ±1.0			V
Intermediate level voltage*	V <sub>MID3</sub>	1/3 bias, COM1 to COM3; I <sub>OUT</sub> 2=±100µA	1/3V <sub>DD</sub> ±1.0			V
	V <sub>MID4</sub>	1/3 bias, S1 to S52; I <sub>OUT</sub> 1=±20µA	2/3V <sub>DD</sub> ±1.0			V
	V <sub>MID5</sub>	1/3 bias, S1 to S52; I <sub>OUT</sub> 1=±20µA	1/3V <sub>DD</sub> ±1.0			V
	I <sub>DD</sub> 1	Power saving mode			5	μΑ
	I <sub>DD</sub> 2	f=38kHz, 1/2 bias, V <sub>DD</sub> =5V		400	800	μΑ
Supply current	I <sub>DD</sub> 3	f=38kHz, 1/3 bias, V <sub>DD</sub> =5V		300	600	μΑ
	I <sub>DD</sub> 4	f=38kHz, 1/2 bias, V <sub>DD</sub> =8V		650	1300	μΑ
	I <sub>DD</sub> 5	f=38kHz, 1/3 bias, V <sub>DD</sub> =8V		580	1200	μΑ

Note: \*Except the bias voltage generation divider resistors that are built into  $V_{DD}\mathbf{1}$  and  $V_{DD}\mathbf{2}$ . (See figure 1.)





Figure 1

# When CL is stopped at the low level



# When CL is stopped at the high level






Figure 2

#### **Pin Assignment**



## **Block Diagram**



#### **Pin Functions**


Pin	Pin No.	Function	Active	I/O	Handling when unused	
S1 to S52	1 to 52	Segment outputs that display the data transfer	red as serial data	-	0	Open
COM1 COM2 COM3	53 54 55	Common driver outputs. The frame frequency is f <sub>O</sub> =(f <sub>OSC</sub> /384)Hz.		-	0	Open
OSC	61	Oscillator connection (for generating the common segment alternation waveform)		-	I	GND
CE	62		CE: chip enable	Н	1 (	GND
CL			CL: synchronization clock	$L \rightarrow H$		
DI		miorprocessor.	DI: transfer data	-		
ĪNH	57	Forcibly turns off the display without regard for Serial data can always be input, whatever the	L	I	GND	
V <sub>DD</sub> 1	58	Used for the 2/3 bias voltage when bias voltages are provided externally. Connect to V <sub>DD</sub> 2 when 1/2 bias is used.		-	I	Open
V <sub>DD</sub> 2	59	Used for the 1/3 bias voltage when bias voltages are provided externally. Connect to V <sub>DD</sub> 1 when 1/2 bias is used.		_	I	Open

## **Serial Data Transfer Format**

#### 1. Serial data




#### 2. Data transfer format



## 3. When used with fewer than 156 segments

<Example> Using 63 segments

Segment allocation method.....Sixty three segments are allocated starting at D156.



# LC75850E, 75850W


• CCB address 41
• D1 to D156 Display data
• DR Drive method selection bit
1 = 1/3 duty, $1/3$ bias
0 = 1/3 duty, $1/2$ bias
• SC Segment drive/clear control bit
1 = Clear (Display clearing waveforms are output from common and segment pins.)
0 = Drive (Normal drive)
• BU Normal mode/power saving mode control bit
1 = Power saving mode (The oscillator is stopped and the common and segment pins go to
the ground level.)
0 = Normal mode
• *Dont't care

# **Transferred Data/Output Pin Correspondence**

	COM3	COM2	COM1		
S1	D1	D2	D3		
S2	D4	D5	D6		
S3	D7	D8	D9		
S4	D10	D11	D12		
S5	D13	D14	D15		
S6	D16	D17	D18		
S7	D19	D20	D21		
S8	D22	D23	D24		
S9	D25	D26	D27		
S10	D28	D29	D30		
S11	D31	D32	D33		
S12	D34	D35	D36		
S13	D37	D38	D39		
S14	D40	D41	D42		
S15	D43	D44	D45		
S16	D46	D47	D48		
S17	D49	D50	D51		
S18	D52	D53	D54		
S19	D55	D56	D57		
S20	D58	D59	D60		
S21	D61	D62	D63		
S22	D64	D65	D66		
S23	D67	D68	D69		
S24	D70	D71	D72		
S25	D73	D74	D75		
S26	D76	D77	D78		


	COM3	COM2	COM1
S27	D79	D80	D81
S28	D82	D83	D84
S29	D85	D86	D87
S30	D88	D89	D90
S31	D91	D92	D93
S32	D94	D95	D96
S33	D97	D98	D99
S34	D100	D101	D102
S35	D103	D104	D105
S36	D106	D107	D108
S37	D109	D110	D111
S38	D112	D113	D114
S39	D115	D116	D117
S40	D118	D119	D120
S41	D121	D122	D123
S42	D124	D125	D126
S43	D127	D128	D129
S44	D130	D131	D132
S45	D133	D134	D135
S46	D136	D137	D138
S47	D139	D140	D141
S48	D142	D143	D144
S49	D145	D146	D147
S50	D148	D149	D150
S51	D151	D152	D153
S52	D154	D155	D156

## 1/2 Bias, 1/3 Duty Drive Technique



1/2 Bias, 1/3 Duty Waveforms


#### 1/3 Bias, 1/3 Duty Drive Technique




1/3 Bias, 1/3 Duty Waveforms

## **INH** and Display Control

Since the IC internal data (D1 to D156, DR, SC, and BU) is undefined when power is first applied,  $\overline{\text{INH}}$  should be set low at the same time as power is applied, and data should be transferred from the microprocessor while  $\overline{\text{INH}}$  is held low. When the data transfer has completed, set  $\overline{\text{INH}}$  high. This will prevent meaningless displays at power on.






t1 ......Determined by the CR constant

t2.....10 μs (minimum)


Figure 3

# **Application Circuit Example 1**




## **Application Circuit Example 2**

1/3 Bias (for use with normal size panels)



#### **Application Circuit Example 3**

1/3 Bias (for use with large panels)



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 2001. Specifications and information herein are subject to change without notice.