

## Single-Chip Electronic Volume Control System



#### Overview

The LC75396NE is an electronic volume control system providing control over volume, balance, 5-band equalizer, and input switching based on serial inputs.

#### **Functions**

- Volume control:
  - The chip provides 81 levels of volume attenuation: in 1-dB step between 0 dB and -79 dB and  $-\infty$ .
  - Independent control over left front/rear and right front/rear channels provides balance control.
- Equalizer:
  - The chip provides control in 2-dB steps over the range between +10 dB and -10 dB. Four of the five bands have peaking equalization; the remaining one, shelving equalization.
- · Selector:
  - The left and right channels each offer a choice of five inputs. The L5 and R5 inputs can be turned on and off independently. An external constant determines the amplification for the input signal.
- · Serial data input
  - Supports CCB\* format communication with the system controller.


#### **Features**

- Built-in buffer amplifiers reduce the number of external parts required.
- Silicon gate CMOS process reduces the noise of built-in switch.
- V<sub>DD</sub>/2 reference voltage generation circuit built in.

## **Package Dimensions**

unit: mm

#### 3159-QFP64E



- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

### **Specifications**

Absolute Maximum Ratings at  $Ta = 25^{\circ}C$ ,  $V_{SS} = 0$  V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	$V_{DD}$	11	V
Maximum input voltage	V <sub>IN</sub> max	CL, DI, CE, L1 to L5, R1 to R5, LTIN, RTIN, LFIN, RFIN, LRIN, RRIN	$V_{SS} - 0.3 \text{ to} $ $V_{DD} + 0.3$	V
Allowable power dissipation	Pd max	Ta ≤ 75°C, with PC board	550	mW
Operating temperature	Topr		-30 to +75	°C
Storage temperature	Tstg		-40 to +125	°C


# Allowable Operating Ranges at $Ta = -30~to + 75^{\circ}C,\, V_{SS} = 0~V$

Parameter	Symbol	Conditions		Unit			
Farameter	Symbol	conditions		typ	max	Offic	
Supply voltage	V <sub>DD</sub>	$V_{DD}$	6.0		10.5	V	
Input high level voltage	V <sub>IH</sub>	CL, DI, CE	4.0		$V_{DD}$	V	
Input low level voltage	V <sub>IL</sub>	CL, DI, CE	V <sub>SS</sub>		1.0	V	
Input voltage amplitude	V <sub>IN</sub>	CL, DI, CE, L1 to L5, R1 to R5, LTIN, RTIN, LFIN, RFIN, LRIN, RRIN	V <sub>SS</sub>		$V_{DD}$	Vp-p	
Input pulse width	t <sub>øW</sub>	CL	1.0			μs	
Setup time	t <sub>SETUP</sub>	CL, DI, CE	1.0			μs	
Hold time	t <sub>HOLD</sub>	CL, DI, CE	1.0			μs	
Operating frequency	fopg	CL			500	kHz	

# Electrical Characteristics at $Ta=25^{\circ}C,\,V_{DD}=10~V,\,V_{SS}=0~V$


Parameter	Cumbal	cool Conditions —		Ratings		
Parameter	Symbol			typ	max	Unit
[Input block]				•		
Input resistance	Rin	L1 to L5, R1 to R5		50		kΩ
Clipping level	Vcl	LSELO, RSELO: THD = 1.0%		3.00		Vrms
Output load resistance	R <sub>L</sub>	LSELO, RSELO	10			kΩ
[Volume control block]				•		
Input resistance	Rin	LFIN, LRIN, RFIN, RRIN		100		kΩ
[Equalizer control block]	•			•		
Control range	Geq	Max, boost/cut	±8	±10	±12	dB
Step resolution	Estep		1	2	3	dB
Internal feedback resistance	Rfeed		17	28	39	kΩ
[Overall characteristics]				•	•	
Total harmonic distortion	THD	V <sub>IN</sub> = 1 Vrms, f = 1 kHz, with all controls flat overall			0.01	%
Crosstalk	СТ	$V_{IN}$ = 1 Vrms, f = 1 kHz, with all controls flat overall, Rg = 1 $k\Omega$	80			dB
Output noise voltage	V <sub>N</sub> 1	With all controls flat overall, BW = 20 to 20kHz		2.9		μV
Output hoise voltage	V <sub>N</sub> 2	GEQ F1 Band = +10dB, With all controls overall, BW = 20 to 20kHz		17		μV
Output at maximum attenuation	V <sub>O</sub> min	V <sub>IN</sub> = 1 Vrms, f = 1 kHz, main volume −∞		-90		dB
Current drain	I <sub>DD</sub>	$V_{DD} - V_{SS} = 10.5 \text{ V}$		46.5	55.8	mA
Input high level current	I <sub>IH</sub>	CL, DI, CE, V <sub>IN</sub> = 10.5 V			10	μA
Input low level current	I <sub>IL</sub>	CL, DI, CE, V <sub>IN</sub> = 0 V	-10			μA


## **Sample Application Circuit**




## **Test Circuits**

**Total Harmonic Distortion** 






#### Crosstalk



## **Pin Assignment**



## **Pin Functions**

Pin No.	Pin	Function	Equivalent circuit
55	L1		
54	L2		0.1/00
53	L3		VDD
52	L4		
51	L5		
57	R1	Signal inputs	N 3
58	R2		\ \ \ \ \ #
			INVIN1 Vref
59	R3		A08840
60	R4		
61	R5		
			VDD VDD
50	LINVIN1	Inverting inputs to the operational amplifier that sets the input	<u> </u>
62	RINVIN1	gain	<del>                                    </del>
02	1311441141		
			7/7 A08841
			INIVINA 9 VDD
			INVIN1
49	LSELO	Input selector outputs	
63	RSELO	<u>'</u>	<u> </u>
			Vref A08842
			O Vrer /// A08842
			° ∧DD
48	LTIN		
64	RTIN	Equalizer inputs	
			A08843
47	LF1C1	Connections for the capacitors that form the equalizer F1	
46	LF1C2	band filters	o.Vor
45	LF1C3	Capacitors must be connected between:	vDD ▲
1	RF1C1	LF1C1 (RF1C1) and LF1C2 (RF1C2), and between	——W——— FnC1
2	RF1C2	LF1C2 (RF1C2) and LF1C3 (RF1C3).	<b> </b>
3	RF1C3	( 1 , 2 , 2 , 2 , 2 , 2 , 2 , 2 , 2 , 2 ,	<del>─────</del>
44	LF2C1		
43	LF2C2	Connections for the capacitors that form the equalizer F2	Uvref2
42	LF2C3	band filters	<b>,</b>
4	RF2C1	Capacitors must be connected between:	
5	RF2C2	LF2C1 (RF2C1) and LF2C2 (RF2C2), and between	, VDD
		LF2C2 (RF2C2) and LF2C3 (RF2C3).	FnC2
6	RF2C3		The state of the s
41	LF3C1	Connections for the connections that form the assurable = 50	
40	LF3C2	Connections for the capacitors that form the equalizer F3     band filters	
39	LF3C3	Capacitors must be connected between:	
7	RF3C1	LF3C1 (RF3C1) and LF3C2 (RF3C2), and between	FnC3
8	RF3C2		• • • • • • • • • • • • • • • • • • •
9	RF3C3	LF3C2 (RF3C2) and LF3C3 (RF3C3).	<i>'''</i>
38	LF4C1		. ↓VDD
37	LF4C2	· Connections for the capacitors that form the equalizer F4	Uref2
36	LF4C3	band filters	<u> </u>
10	RF4C1	Capacitors must be connected between:	7777 A08844
		LF4C1 (RF4C1) and LF4C2 (RF4C2), and between	
11	RF4C2	LF4C2 (RF4C2) and LF4C3 (RF4C3).	
12	RF4C3	LI 402 (111 402) dila Li 400 (111 400).	


Continued on next page.

## Continued from preceding page.


D: N	D:	F	F
Pin No.	Pin	Function	Equivalent circuit
35 13	LF5 RF5	Connections for the capacitors that form the equalizer F5 band filters     Connections for external capacitors	A08845
33 30 15 18	LFIN LRIN RFIN RRIN	<ul> <li>Input to the left channel front 4-dB step volume control.</li> <li>Input to the left channel rear 4-dB step volume control.</li> <li>Input to the right channel front 4-dB step volume control.</li> <li>Input to the right channel rear 4-dB step volume control.</li> </ul>	. PVDD
32 29 16 19	LFCOM LRCOM RFCOM RRCOM	Common pin for the left channel front 1-dB step volume control. Common pin for the left channel rear 1-dB step volume control. Common pin for the right channel front 1-dB step volume control. Common pin for the right channel rear 1-dB step volume control.	A08846
31 28 17 20	LFOUT LROUT RFOUT RROUT	Left channel front volume control output     Left channel rear volume control output     Right channel front volume control output     Right channel rear volume control output	VDD A08847
34 14	LTOUT RTOUT	Equalizer outputs	AO8848
22	Vref	• A capacitor of a few tens of $\mu F$ must be inserted between Vref and AV <sub>SS</sub> (V <sub>SS</sub> ) to handle power supply ripple in the V <sub>DD</sub> /2 voltage generation circuit.	Vref A08849
27 21	LVref RVref	Internal analog system grounds	Vref A08850
56	V <sub>DD</sub>	Power supply	
26	V <sub>SS</sub>	• Ground	
25	CE	Chip enable     When this pin goes from high to low, data is written to an internal latch and the analog switches operate. Data transfers are enabled when this pin is at the high level.	V <sub>DD</sub>
24 23	DI CL	Serial data and clock inputs for chip control.	A08851

## **Equivalent Circuit Diagram**

## Selector Control Block




## Equalizer Control Block



A08853

#### **Volume Control Block**




#### **Calculating the Size of External Capacitors**

The LC75396NE supports four bands with peaking characteristics and one band with shelving characteristics

- 1. Peaking Characteristics (bands F1 to F4)

  The external capacitor functions as the structural element of a simulated inductor. The equivalent circuit and the calculations required to achieve the desired center frequency are shown below.
  - Equivalent circuit for the simulated inductor



#### • Calculation example

Specifications: Central frequency,  $F_0 = 107 \text{ Hz}$ 

Q factor at maximum boost,  $Q_{+10\,dB}=0.8$ 

— Calculate Q<sub>0</sub>, the sharpness of the simulated inductance itself.

$$Q_O = (R1 + R4)/R1 \times Q_{+10dB}$$

Note: R4 is from the separately issued internal block diagram.

— Calculate C1

$$C1 = 1/2\pi F_0 R1Q_0 \neq 0.536 (\mu F)$$

— Calculate C2

$$C2 = Q_0/2\pi F_0 R2 \neq 0.021 \; (\mu F)$$

#### · Sample results


Central frequency F <sub>O</sub> (Hz)	C1 (F)	C2 (F)
107	0.536 μ	0.021 μ
340	0.169 μ	6663 <sub>P</sub>
1070	0.054 μ	2117 <sub>P</sub>
3400	0.017 μ	666 <sub>P</sub>

#### 2. Shelving characteristics (Band F5)

Achieving the desired control of 2-dB steps over the range between +10 dB to -10 dB requires choosing a capacitor, C3, with an impedance of 650  $\Omega$ .

#### **Control System Timing and Data Formats**

To control the LC75396NE, specified sequences are required to be input through the pins CE, CL, and DI. Each sequence consists of 48 bits: an 8-bit address followed by 40 bits of data.



## 1. Address Code (B0 to A3)

This product uses an 8-bit address code, and supports the same specifications as other Sanyo CCB serial bus products.

Address code (LSB)

В0	B1	B2	Вз	A0	A1	A2	A3	
0	1	0	0	0	0	0	1	(82HEX)

## 2. Control Code Allocations

Input switching control

D0	D1	D2	Operation		
0	0	0	L1 (R1)	ON	
1	0	0	L2 (R2)	ON	
0	1	0	L3 (R3)	ON	
1	1	0	L4 (R4)	ON	
0	0	1		OFF	
1	0	1		OFF	
0	1	1		OFF	
1	1	1		OFF	

Input switching control

D3	Operation				
0	L5 (R5)	OFF			
1	L5 (R5)	ON			

Five band equalizer control

		·		Y
D4	D5	D6	D7	Band f1
D8	D9	D10	D11	Band f2
D12	D13	D14	D15	Band f3
D16	D17	D18	D19	Band f4
D20	D21	D22	D23	Band f5
1	0	1	0	+10dB
0	0	1	0	+8dB
1	1	0	0	+6dB
0	1	0	0	+4dB
1	0	0	0	+2dB
0	0	0	0	0dB
1	0	0	1	−2dB
0	1	0	1	−4dB
1	1	0	1	-6dB
0	0	1	1	-8dB
1	0	1	1	-10dB

Volume control

D24	D25	D26	D27	D28	D29	D30	D31	Operation
								1dB STEP
0	0							0dB
1	0							-1dB
0	1							-2dB
1	1							−3dB
								4dB STEP
		0	0	0	0	0	0	0dB
		1	0	0	0	0	0	-4dB
		0	1	0	0	0	0	-8dB
		1	1	0	0	0	0	-12dB
		0	0	1	0	0	0	-16dB
		1	0	1	0	0	0	-20dB
		0	1	1	0	0	0	-24dB
		1	1	1	0	0	0	-28dB
		0	0	0	1	0	0	-32dB
		1	0	0	1	0	0	-36dB
		0	1	0	1	0	0	-40dB
		1	1	0	1	0	0	-44dB
		0	0	1	1	0	0	-48dB
		1	0	1	1	0	0	-52dB
		0	1	1	1	0	0	-56dB
		1	1	1	1	0	0	-60dB
		0	0	0	0	1	0	-64dB
		1	0	0	0	1	0	-68dB
		0	1	0	0	1	0	-72dB
		1	1	0	0	1	0	-76dB
								MUTE
		1	1	1	1	1	0	-∞

Channel selection control

D32	D33	Operation
0	0	Initial setting
1	0	RCH
0	1	LCH
1	1	Simulataneous left and right

Left channel volume rear/front control

D34	Operation		
0	Rear		
1	Front		

Control is enabled when D33 = 1

Right channel volume rear/front control

D35	Operation	
0	Rear	
1	Front	

Control is enabled when D32 = 1

Test mode control

D36	D37	D38	D39	Operation
0	0	0	0	These bits are for chip testing and must all be set to 0 in application systems.


Notes: After power is first applied, applications must initialize this chip by sending the initial data (1) and (2) described below. Initial data ... (1) Address 01000001

Data: (Set the volume to -∞set both D34 and D35 to 1, and set all other data to 0)


(2) Address 01000001


Data: (Set the volume to  $-\infty$ , set both D34 and D35 to 0, and set all other data to 0)

After transferring that data, set the left and right channel initial settings before turning off the mute function.














#### THD - Frequency Characteristics (1)











#### **Usage Notes**

- When the power is first applied, the internal analog switches are in indeterminate states. The chip therefore requires muting or other external measures until it has received the proper data.
- After power is first applied, applications must initialize this chip by sending the initial data (1) and (2) described below.

Initial data ...

(1) Address 01000001

Data: (Set the volume to  $-\infty$ , set both D34 and D35 to 0, and set all other data to 0)

(2) Address 01000001

Data: (Set the volume to  $-\infty$ , set both D34 and D35 to 1, and set all other data to 0)

After transferring that data, set the left and right channel initial settings before turning off the mute function.

• Provide grounding patterns or shielding for the lines to the CL, DI, and CE pins so as to prevent their high-frequency digital signals from interfering with the operation of nearby analog circuits.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 1998. Specifications and information herein are subject to change without notice.