

SANYO

No. 5079

LC75394E

Single-Chip Electronic Volume Control System

Overview

The LC75394E is an electronic volume control system providing control over volume, balance, 5-band equalizer, and input switching based on serial inputs.

Functions

- Volume control:

The chip provides 25 levels of volume attenuation: in 2-dB steps between 0 dB and -20 dB, 3-dB steps between -20 dB and -32 dB, 4-dB steps between -32 dB and -52 dB, 4.5-dB steps between -52 dB and -70 dB, and $-\infty$. Independent control over left and right channels provides balance control.

- Equalizer:

The chip provides control in 2-dB steps over the range between +10 dB and -10 dB. Four of the five bands have peaking equalization; the remaining one, shelving equalization.

- Selector:

The left and right channels each offer a choice of four inputs. An external constant determines the amplification for the input signal.

Features

- Built-in buffer amplifiers reduce the number of external parts necessary.
- Silicon gate CMOS reduces switching noise.
- Control is based on serial inputs via Sanyo's original C²B bus.
- A built-in reference voltage circuit divides the supply voltage (V_{DD}) in half.

Specifications


Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_{DD} max	V_{DD}	12	V
Maximum input voltage	V_{IN} max	CL, DI, CE, L1 to L4, R1 to R4, LTIN, RTIN, LVRIN, RVRIN	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Allowable power dissipation	P_d max	$T_a \leq 85^\circ\text{C}$	310	mW
Operating temperature	T_{op}		-30 to +85	°C
Storage temperature	T_{stg}		-40 to +125	°C

Package Dimensions

unit: mm

3159-QFP64E



SANYO Electric Co., Ltd. Semiconductor Business Headquarters

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito ku, TOKYO, 110 JAPAN

LC75394E

Allowable Operating Ranges at $T_a = 25^\circ\text{C}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V_{DD}	V_{DD}	6.0		11.0	V
Input high level voltage	V_{IH}	CL, DI, CE	4.0		V_{DD}	V
Input low level voltage	V_{IL}	CL, DI, CE	V_{SS}		1.0	V
Input voltage amplitude	V_{IN}	CL, DI, CE, L1 to L4, R1 to R4, LTIN, RTIN, LVRIN, RVRIN	V_{SS}		V_{DD}	Vp-p
Input pulse width	t_{EW}	CL	1.0			μs
Setup time	t_{SETUP}	CL, DI, CE	1.0			μs
Hold time	t_{HOLD}	CL, DI, CE	1.0			μs
Operating frequency	f_{opg}	CL			500	kHz


Electrical Characteristics at $T_a = 25^\circ\text{C}$, $V_{DD} = 10 \text{ V}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
[Input block]						
Input resistance	R_{in}	L1 to L4, R1 to R4		1		MΩ
Clipping level	V_{cl}	LSELO, RSELO: THD = 1.0%		2.65		Vrms
Output load resistance	R_L	LSELO, RSELO	3			kΩ
[Volume control block]						
Input resistance	R_{in}	LVRIN, RVRIN	60	100	140	kΩ
[Equalizer control block]						
Control range	G_{eq}	Max, boost/cut	±8	±10	±12	dB
Step resolution	E_{step}		1	2	3	dB
Internal feedback resistance	R_{feed}		17	28	39	kΩ
[Overall characteristics]						
Total harmonic distortion	THD (1)	$V_{IN} = 1 \text{ Vrms}$, $f = 1 \text{ kHz}$, with all controls flat overall		0.0033		%
	THD (2)	$V_{IN} = 1 \text{ Vrms}$, $f = 20 \text{ kHz}$, with all controls flat overall		0.012		%
Crosstalk	CT	$V_{IN} = 1 \text{ Vrms}$, $f = 1 \text{ kHz}$, with all controls flat overall, $R_g = 1 \text{ k}\Omega$		86		dB
Output at maximum attenuation	$V_O \text{ min}$	$V_{IN} = 1 \text{ Vrms}$, $f = 1 \text{ kHz}$, main volume --		-90		dB
Output noise voltage	$V_N (1)$	With all controls flat overall (IHF-A), $R_g = 1 \text{ k}\Omega$		3.9		µV
	$V_N (2)$	With all controls flat overall (DIN-AUDIO), $R_g = 1 \text{ k}\Omega$		5.4		µV
Current drain	I_{DD}	$V_{DD} - V_{SS} = 11 \text{ V}$			33	mA
Input high level current	I_{IH}	CL, DI, CE, $V_{IN} = 1 \text{ V}$			10	µA
Input low level current	I_{IL}	CL, DI, CE, $V_{IN} = 0 \text{ V}$	-10			µA

Input Amplifier Characteristics at $T_a = 25^\circ\text{C}$, $V_{DD} - V_{SS} = 10 \text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Input offset voltage	V_{IO}		-10		+10	mV
Input offset current	I_{IO}	$V_{SS} \leq V_{IN} \leq V_{DD}$		±10		nA
Open-loop voltage gain	A_O			80		dB
Width of 0 dB band	f_T			2.5		MHz
Allowable load resistance	R_L		3			kΩ

Equivalent Block Diagram and Sample Application Circuit




Note: All electrolytic capacitors without polarity specifications should be made bipolar wherever possible.


JAN0748

Test Circuits


1. Total Harmonic Distortion



2. Output Noise Voltage




3. Crosstalk



Unit (resistance: Ω , capacitance: F)

ムネコア40

Pin Assignment



A03748

Top view









Pin Functions

Pin No.	Symbol	Function	Note
12	LF1C1		
11	LF1C2	F1 band control block for left channel. Connect to external capacitors.	
10	LF1C3		
37	RF1C1		
38	RF1C2	F1 band control block for right channel. Connect to external capacitors.	
39	RF1C3		
9	LF2C1		
8	LF2C2	F2 band control block for left channel. Connect to external capacitors.	
7	LF2C3		
40	RF2C1		
41	RF2C2	F2 band control block for right channel. Connect to external capacitors.	
42	RF2C3		
6	LF3C1		
5	LF3C2	F3 band control block for left channel. Connect to external capacitors.	
4	LF3C3		
43	RF3C1		
44	RF3C2	F3 band control block for right channel. Connect to external capacitors.	
45	RF3C3		
3	LF4C1		
2	LF4C2	F4 band control block for left channel. Connect to external capacitors.	
1	LF4C3		
46	RF4C1		
47	RF4C2	F4 band control block for right channel. Connect to external capacitors.	
48	RF4C3		
13	LTIN		
36	RTIN	Tone control inputs. Must be driven with low-impedance circuits.	A03781
14	LSELO		
35	RSELO	Input selector outputs	A03782
64	LF5		
49	RFS	F5 band control block. Connect to external capacitors.	A03783
21	L1		
19	L2		
17	L3		
16	L4		
28	R1		
30	R2		
32	R3		
33	R4	Signal inputs	A03784
57	V _{DD}	Power supply connection	
22, 26	V _{SS}	Grounds for internal logic	
27	AV _{SS}	Ground for internal operational amplifier	


Continued on next page.

LC75394E

Continued from preceding page.

Pin No.	Symbol	Function	Note
56	Vref	$V_{DD}/2$ voltage generator block. Connect capacitors between Vref and V_{SS} to minimize the effects of power supply ripple.	 A04449
63 50	LVref RVref	Pins common to volume control, tone control, and input selection blocks. Select the capacitors between these pins and V_{SS} carefully as they contribute residual resistance when the volume is turned down. The voltage must never exceed V_{DD} .	
15 34	LINVIN1 RINVIN1	Operational amplifier inverted input for specifying input gain.	 A03787
62 51	LINVIN2 RINVIN2	Operational amplifier inverted input for specifying graphic equalization. Connecting a capacitor across INVIN2 and TOUT permits the removal of unwanted bands and reduces the risk of oscillation.	 A03788
61 52	LTOUT RTOUT	Tone control output	 A03789
60 53	LVRIN RVRIN	Volume control input. Must be driven with low-impedance circuits.	 A03790
58 55	LVROUT RVROUT	Volume control output	 A03791
25	CE	Chip enable pin. The chip uses falling edge timing to write data to the internal latch and shift analog switches. The high level enables data transfer.	 A03792
24 23	DI CL	Serial data and clock input used for control	
18 20 29 31 54 59	NC NC NC NC NC NC	Leave unconnected	


Input Block Internal Equivalent Circuit Diagram



Right channel same as left


A03763

Volume Control Block Internal Equivalent Diagram

Right channel same as left
Unit (resistance: kΩ)

A03784

Equalizer Control Block Internal Equivalent Circuit (Bands F1 to F4)




Calculating the Size of External Capacitors

The LC75394E supports four bands with peaking characteristics and one band with shelving characteristics

1. Peaking Characteristics (bands F1 to F4)

The external capacitor functions as the structural element of a simulated inductor. The equivalent circuit and the calculations required to achieve the desired center frequency are shown below.

- Equivalent circuit for the simulated inductor



- Calculation example

Specifications: Central frequency, $F_O = 107$ Hz

Q factor at maximum boost, $Q_{+10\text{dB}} = 0.8$

— Calculate Q_O , the sharpness of the simulated inductance itself.

$$Q_O = (R1 + R4)/R1 \times Q_{+10\text{dB}} \\ = 4.270$$

Note: R4 is from the separately issued internal block diagram.

— Calculate C1

$$C1 = 1/2\pi F_O R1 Q_O \approx 0.536 (\mu\text{F})$$

— Calculate C2

$$C2 = Q_O/2\pi F_O R2 \approx 0.021 (\mu\text{F})$$

- Sample results


Central frequency F_O (Hz)	C1 (F)	C2 (F)
107	0.536 μ	0.021 μ
340	0.169 μ	6663 P
1070	0.054 μ	2117 P
3400	0.017 μ	666 P

- Shelving characteristics (Band F5)


Achieving the desired control of 2-dB steps over the range between +10 dB to -10 dB requires choosing a capacitor, C3, with an impedance of 650 Ω .

Control System Timing and Data Formats


The LC75394E receives its control sequences via a serial interface comprised of pins CE, CL, and DI. Each sequence consists of 40 bits: an 8-bit address followed by 32 bits of data.






AD3767









f_0 (central frequency) characteristic

Volume control step characteristic





THD - Output level characteristics (1)







THD – Supply characteristics voltage (1)





A94936

THD – Supply characteristics voltage (2)





A94936

THD – Input level characteristics (1)



A94937

THD – Input level characteristics (2)



A94938

Usage Notes

- When the power is first applied, the internal analog switches are in indeterminate states. The chip therefore requires muting or other external measures until it has received the proper data.
- Provide grounding patterns or shielding for the lines to the CL, DI, and CE pins so as to prevent their high-frequency data signals from interfering with the operation of nearby analog circuits.

CONTINUED PRODUCT

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1995. Specifications and information herein are subject to change without notice.