CMOS IC

LC7538JM



# Electronic Volume Control System

for Car Audio

# Overview

The LC7538JM is a fully equipped electronic volume IC which permits significant reductions in externally connected components while providing ample volume, balance, loudness, fader, bass and treble control functions.

# **Features**

- Volume : 81 positions ranging from 0 dB to -79 dB (in 1 dB increments) plus -∞. Separate left and right control provides excellent balance function.
- Loudness : Loudness operation provided by externally attached CR to activate tap at the -20 dB position of the volume ladder resistor.
- Fader : Fader function traversing 16 positions with rear or front attenuated output only (these 16 positions consist of 2 dB step intervals ranging from 0 dB to -20 dB, 5 dB step intervals ranging from -20 dB to -45 dB, plus the end settings of -60 dB and -∞).
- Bass and Treble: Using externally attached C (capacitor), the LC7538JM provides bass-treble mutual 15-position control and formats a NF-form tone control circuit (LUX form).

- On-chip op amplifier for caching applications reduces external components.
- Reduced switching noise with silicon gate CMOS processor.
- All controls performed using serial data input (CCB).

# Package Dimensions

# 3204-MFP36S



# **Specifications**

#### Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0 V$

Parameter	Parameter Symbol Conditions		Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	11	V
	V <sub>IN</sub> max1	CL, DI, CE	$V_{SS}$ – 0.3 to $V_{DD}$ + 0.3	V
Maximum input voltage	V <sub>IN</sub> max2	LTIN, RTIN, L5dBIN, R5dBIN, L1dBIN, R1dBIN, LFIN, RFIN	$V_{SS}$ – 0.3 to $V_{DD}$ + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 85°C	210	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-50 to +125	°C

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Allowable Operation Condition	s at Ta = $25^{\circ}$ C, V <sub>SS</sub> = 0 V
-------------------------------	---

Parameter	0.1.1		Ratings			
	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub>	*1	7.0		10.0	V
Input high level voltage	VIH	CL, DI, CE	4.0		V <sub>DD</sub>	V
Input low level voltage	VIL	CL, DI, CE	V <sub>SS</sub>		1.0	V
Input amplitude voltage	V <sub>IN</sub>	LTIN, RTIN, L5dBIN, R5dBIN, L1dBIN, R1dBIN, LFIN, RFIN	V <sub>SS</sub>		V <sub>DD</sub>	Vp-р
Input pulse width	t <sub>øW</sub>	CL	1			μs
Setup time	<sup>t</sup> SETUP	CL, DI, CE	1			μs
Hold time	thold	CL, DI, CE	1			μs
Operating Frequency	fopg	CL			500	kHz

Note: 1. A capacitor rated at 2000 pF or less should be installed between all power supply pins and  $V_{SS}$ .

# Electrical Characteristics at Ta = 25°C, $V_{DD}$ = 9 V, $V_{SS}$ = 0 V

_		Symbol Conditions	Ratings			
Parameter	Symbol		min	typ	max	Unit
Total harmonic distortion	THD (1)	V <sub>IN</sub> = 1 Vrms, f = 1 kHz, total overall flat		0.04		%
I otal harmonic distortion	THD (2)	V <sub>IN</sub> = 1 Vrms, f = 20 kHz, total overall flat		0.06		%
Crosstalk	СТ	$V_{IN}$ = 1 Vrms, f = 1 kHz, total overall flat, Rg = 1 k $\Omega$	60	87		dB
Maximum Output Reduction	Vo min	$V_{IN} = 1 \text{ Vrms}, f = 1 \text{ kHz},$ main volume $-\infty$ , fader volume $-\infty$ , C = 1000 µF between Vref and V <sub>SS</sub> for L/R		82		dB
	R <sub>VOL</sub> (1)	5 dB step	15	25	35	kΩ
All Resistance Value	R <sub>VOL</sub> (2)	1 dB step	12	20	28	kΩ
	R <sub>FADER</sub>		12	20	28	kΩ
	R <sub>BASS</sub>		48	80	112	kΩ
	R <sub>TREBLE</sub>		30	50	70	kΩ
Input high level current	Чн	VI = 8 V (CL, CE, DI pins)			10	μA
Input low level current	IIL	VI = 0 V (CL, CE, DI pins)	-10			μA
Output noise voltage	V <sub>N</sub>	All overall flat (IHF-A), Rg = 1 k $\Omega$		7.5	15	μV
Current dissipation	I <sub>DD</sub>	$V_{DD}$ - $V_{SS}$ = 10 V		15	21	mA
Analog switch on resistance		CT1	1.8	3.0	4.2	kΩ
	R <sub>ON</sub>	Between CT2 and Vref	0.6	1.0	1.4	kΩ
		Fader S1 to S4	1.8	3.0	4.2	kΩ
		-∞	0.6	1.0	1.4	kΩ
		All other cases	6.0	10.0	14.0	kΩ

# **Equivalent Circuit Block Diagram**



#### **Test Circuit**

#### a) Total Harmonic Distortion



Unit (resistance: Ω, capacitance: F)

#### b) Output Noise Voltage



#### c) Crosstalk



Unit (resistance: Ω, capacitance: F)

#### **Pin Assignment**



# **Pin Descriptions**

Pin name	Pin No.	Description	Remarks
LROUT	1	These pipe function as output pipe for the foder. Output reduction for rear and	v <sub>00</sub> .4
LFOUT	2	<ul> <li>These pins function as output pins for the fader. Output reduction for rear and front is performed separately for each. Attenuation capacity is unified for</li> </ul>	▲
RROUT	36	both left and right. Step positioning is designed using an open circuit so that	
RFOUT	35	reception is performed using high impedance.	VSS ,,,,
LFIN	3	When utilizing the fader function, these pins function as input pins.	V <sub>DD</sub> -Q-
RFIN	34	Low impedance driven.	VSS # 402182
LVref	4	<ul> <li>These pins are common pins for fader volume, tone and main volume. The pattern impedance connected here should be lowered as much as possible.</li> <li>LVref and RVref are not connected to V<sub>SS</sub>.</li> <li>Connections for LVref and RVref to V<sub>SS</sub> should be established externally to</li> </ul>	
RVref	33	<ul> <li>match all specifications. Notably, attention should be paid to capacity since capacitors are subject to residual resistance during volume output reduction when installed between LVref (RVref) and V<sub>SS</sub> as is the case with single power sources.</li> <li>Normally, high voltage applied from V<sub>DD</sub>.</li> </ul>	A02183
L1dBOUT	5	These pins are output pins for the 1 dB step attenuator located in the section main volume.	vod t
R1dBOUT	32		AVSS 402184
L1dBIN	6	These pins are input pins for the 1 dB step attenuator located in the section main volume.	
R1dBIN	31	Low impedance driven.	V55
L5dBOUT	7	These pins are output pins for the 5 dB step attenuator located in the section	
R5dBOUT	30	main volume.	AV55 402184
LCT1	9		
LCT2	8	<ul> <li>These pins are for loudness control. Connect a high-band compensation capacitor between CT1 to 5dB IN and a low-band compensation capacitor between CT2 to Vref.</li> </ul>	
RCT1	28		
RCT2	29		
L5dBIN	10	<ul> <li>These pins are input pins for the 5 dB step attenuator located in the section main volume.</li> </ul>	
R5dBIN	27	Low impedance driven.	VSS # 402182
LTOUT	11	<ul> <li>These pins are output pins for tone control.</li> </ul>	
RTOUT	26		Vref AVSS #VSS A02185

Continued on next page.

Continued from preceding page.

Pin name	Pin No.	Description	Remarks
LT3	12		
LT2	13	<ul> <li>These pins are for connecting bass and treble compensation for the tone</li> </ul>	V □ □ - <del></del>
LT1	14	circuit.	₩W
RT3	25	Connect a high-band compensation capacitor between T1 and T2.	▲ └ <u>··</u> ₩
RT2	24	<ul> <li>Connect a low-band compensation capacitor between T2 and T3.</li> </ul>	VSS ,,,,
RT1	23		
LTIN	15	These pins are tone control input pins.	v-aav
RTIN	22	Low impedance driven.	V <sub>SS</sub> ,,,
V <sub>DD</sub>	16	Supply voltage pin.	
A. V <sub>SS</sub>	21	Ground pin for on-chip op amp.	A02187
V <sub>SS</sub>	20	Ground pin for internal logic.	A02186
CE	17	<ul> <li>This is the chip enable pin. According to the timing of the switch from high to low, data is written to an internal latch and all analog switches operate.</li> <li>Data transfer with high-level switches to enable.</li> </ul>	VDD Z VSS Ap2168
DI	18	<ul> <li>These are input pins for the clock and serial data for control.</li> </ul>	
CL	19		VSS Ap2188





Unit (resistance:  $\Omega$ )





When data of  $-\infty$  is transferred to main volume control 1 dB step, S1 and S2 open and S3, S4 are turned on simultaneously.

Unit (resistance: Ω)

# **Equivalent Circuit for Tone Section**



#### **Control System Timing and Data Format**

Controlling of LC7538JM involves the input of regulating serial data to CE, CL and DI pins. Data format consists of 36 bits composed of an 8-bit address and 28-bit data.



# **Sample Application Circuit**



Same as right channel

A01028

Unit (resistance: Ω, capacitance: F)

Note: Bipolar electrolytic capacitors should be used as widely as possible where others are not recommended directly.





#### Loudness External Constant Calculation Sample

First, refer to page 7 where the 5 dB step internal equivalent circuit for the LC7538JM is shown. Using this information, an external constant for loudness can be added to establish a simplified circuit for computation as shown in Figure 1. Computations gaining a 5 dB boost with f = 100 Hz using this configuration are shown in the following. (f = 100 Hz and 5 dB boost)

Within Figure 1, when R and C are defined as:

 $R1 = R2 = 10 k\Omega$ 

$$R3 = 1 k\Omega$$

C1 = Z1, C2 = Z2, then the following equation can be established:

$$V_{OUT} = \frac{\frac{R2 (R3 + Z2)}{R2 + R3 + Z2}}{\frac{R1 \cdot Z1}{R1 + Z1} + \frac{R2 (R3 + Z2)}{R2 + R3 + Z2}} = -20 dB$$

$$V_{OUT} = \frac{\frac{R2 (R3 + 10 \cdot Z2)}{R2 + R3 + 10 \cdot Z2}}{\frac{R1 \cdot 10 \cdot Z1}{R1 + 10 \cdot Z1} + \frac{R2(R3 + 10 \cdot Z2)}{R2 + R3 + 10 \cdot Z2}} = -15 dB$$

thereby resulting in,

 $Z1 \neq 178.3 \text{ k}\Omega$  and  $Z2 = 176 \Omega$ .

Under such conditions where f = 1 kHz, specifications may be satisfied if C (capacitor) having these impedances is supplied externally. The end result is that C1 = 893 pF and C2 = 0.9 µF.



Notes for Above Applications

- When the power supply is turned on, the internal analog switch becomes inexact. Until data is set, counter measures such as those required for muting are performed externally.
- In order to prevent crossover into the analog system of high-frequency digital signals transferred to the CL, DI and CE pins, transfer along these signal lines should occur along shielded lines, or the signal lines should be protected by using the grounding pattern or the circuit.
- Capacitors of at least 2000 pF must be inserted between each power supply pin and the V<sub>SS</sub> pin.
- For volume steps with large attenuation levels (over -20 dB), when the loudness circuit is off the high frequency region (above about 4 kHz) will be attenuated by about 3 dB relative to the low frequency region (about 400 Hz) due to the influence of the resistance of the loudness circuit analog switch. Therefore we recommend using tone control compensation together with the volume step described above.
- When sending data immediately after power on, send data as follows:
  - When sending independent left and right data, send data at least four times.

X Lch data X Rch data X Lch data X Rch data X

Alternatively, when sending data that drives the left and right channels at the same time, send the data at least twice.

A02518

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 1998. Specifications and information herein are subject to change without notice.