

**LC75281E****Parametric Equalizer System****Overview**

The LC75281E is a four-band stereo parametric equalizer. A parametric equalizer is a fully general equalizer that allows all three parameters that define an equalizer's characteristics, i.e., the center frequency, gain, and Q, to be set independently.

**Functions**


- Four-band (low, low mid, high mid, and high) left and right channels parametric equalizer
- For each band:
  - Center frequency: 11 positions
  - Gain: 13 positions in  $\pm 2$ dB steps
  - Q: Variable over 8 positions
- The center frequency, gain, and Q control settings are set using serial data input in the CCB format.

**Features**

- A parametric equalizer with the following features can be implemented with just two ICs: this IC and a microcontroller.
- The center frequency, gain, and Q can be controlled by a single operation.
- Memory recall by a single operation can be implemented using preset values.
- Either shelving or peaking characteristics can be selected for the low band.

**Package Dimensions**

unit: mm

**3159-QFP64E**

- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.


- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

**SANYO Electric Co.,Ltd. Semiconductor Business Headquarters**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# LC75281E

## Pin Assignment



Top view

A10683

## LC75281E

### Specifications

#### Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$ , $V_{SS} = 0\text{ V}$

| Parameter                   | Symbol               | Conditions                  | Ratings       | Unit             |
|-----------------------------|----------------------|-----------------------------|---------------|------------------|
| Maximum supply voltage      | $V_{DD\text{ max}}$  |                             | 10.5          | V                |
| Maximum input voltage       | $V_{IN1\text{ max}}$ | LIN, RIN                    | 0 to $V_{DD}$ | V                |
|                             | $V_{IN2\text{ max}}$ | CL, CE, DI                  | 0 to $V_{DD}$ | V                |
| Allowable power dissipation | $Pd\text{ max}$      | $T_a \leq 85^\circ\text{C}$ | 300           | mW               |
| Operating temperature       | $T_{opr}$            |                             | -40 to +85    | $^\circ\text{C}$ |
| Storage temperature         | $T_{stg}$            |                             | -50 to +125   | $^\circ\text{C}$ |

#### Allowable Operating Ranges at $T_a = -40$ to $+85^\circ\text{C}$ , $V_{SS} = 0\text{ V}$

| Parameter                | Symbol             | Conditions         | Ratings  |     |          | Unit             |
|--------------------------|--------------------|--------------------|----------|-----|----------|------------------|
|                          |                    |                    | min      | typ | max      |                  |
| Supply voltage           | $V_{DD}$           |                    | 6.0      |     | 9.0      | V                |
| High-level input voltage | $V_{IH}$           | CL, CE, DI         | 4.0      |     | $V_{DD}$ | V                |
| Low-level input voltage  | $V_{IL}$           | CL, CE, DI         | $V_{SS}$ |     | 1.0      | V                |
| Input voltage range      | $V_{IN}$           | LIN, RIN           | 0        |     | $V_{DD}$ | V                |
| Load resistance          | $R_L$              | LOUT, ROUT, MIXOUT | 1        |     |          | $\text{k}\Omega$ |
| Input pulse width        | $t_{\text{ow}}$    | CL                 | 1        |     |          | $\mu\text{s}$    |
| Setup time               | $t_{\text{setup}}$ | CL, CE, DI         | 1        |     |          | $\mu\text{s}$    |
| Hold time                | $t_{\text{hold}}$  | CL, CE, DI         | 1        |     |          | $\mu\text{s}$    |
| Operating frequency      | $f_{\text{opg}}$   | CL                 |          |     | 500      | kHz              |

#### Electrical Characteristics at $T_a = 25^\circ\text{C}$ , $f = 1\text{ kHz}$ , $V_{DD} = 8\text{ V}$ , $V_{SS} = 0\text{ V}$

| Parameter                 | Symbol   | Conditions   | Ratings |       |      | Unit             |
|---------------------------|----------|--|---------|-------|------|------------------|
|                           |          |  | min     | typ   | max  |                  |
| Current drain             | $I_{DD}$ | $V_{DD}$   |         | 36    | 50   | mA               |
| Output voltage            | $V_O$    | LOUT, ROUT: THD = 1%   |         | 2.2   |      | V <sub>rms</sub> |
| Total harmonic distortion | THD1     | LOUT, ROUT: $V_o = \text{Flat}$ , $V_{IN} = 0\text{ dBV}$  |         | 0.005 | 0.01 | %                |
|                           | THD2     | LOUT, ROUT: $V_o = \text{Boost}$ ,<br>All bands +2 dB, $V_{IN} = -15\text{ dBV}$   |         | 0.1   | 1    | %                |
| Output noise voltage      | $V_{N1}$ | LOUT, ROUT: $V_o = \text{Flat}$ ,<br>$R_g = 1\text{ k}\Omega$ , IHF-A filters  |         | 7     | 15   | $\mu\text{s}$    |
|                           | $V_{N2}$ | LOUT, ROUT: $V_o = \text{Flat}$ ,<br>$R_g = 1\text{ k}\Omega$ , DIN filters  |         | 13    |      | $\mu\text{s}$    |
|                           | $V_{N3}$ | LOUT, ROUT, $R_g = 1\text{ k}\Omega$ , $f_0 = f_1$ , $Q = Q1$<br>IHF-A filter, all bands at full boost, with the external constants the same as those for the center frequency (example 1) |         | 58    |      | $\mu\text{s}$    |
|                           | $V_{N4}$ | LOUT, ROUT, $R_g = 1\text{ k}\Omega$ , $f_0 = f_1$ , $Q = Q1$<br>IHF-A filters, all bands at full cut, with the external constants the same as those for the center frequency (example 1)  |         | 23    |      | $\mu\text{s}$    |
| Crosstalk between inputs  | CT       | $V_{IN} = 1\text{ V}_{rms}$ , $f = 1\text{ kHz}$   | 60      | 80    |      | dB               |
| High-level input current  | $I_{IH}$ | CL, DI, CE, $V_{IN} = 9\text{ V}$  |         |       | 1    | $\mu\text{A}$    |
| Low-level input current   | $I_{IL}$ | CL, DI, CE, $V_{IN} = 0\text{ V}$  | -1      |       |      | $\mu\text{A}$    |
| DC variation              | $V_{DC}$ | All bands<br>$G = +12\text{ dB}$ , Q: Setting switched from Q1 to Q2<br>With the external constants the same as those for the center frequency (example 1) shown on page 7.                | -10     |       | +10  | mV               |

### Pin Functions

| Pin No. | Pin   | Function  |
|---------|-------|---|
| 64      | LLC2  | Left channel low band control block.<br>External capacitor connections.     |
| 1       | LLC1  |   |
| 2       | LLC4  |   |
| 3       | LLC3  |   |
| 4       | LLC5  |   |
| 5       | LLMC2 | Left channel low mid band control block.<br>External capacitor connections. |
| 6       | LLMC1 |   |
| 7       | LLMC4 |   |
| 8       | LLMC3 |   |

Continued on next page.


## LC75281E

Continued from preceding page.

| Pin No.                    | Pin                                       | Function   |
|----------------------------|---|--|
| 10<br>11<br>12<br>13<br>14 | LHMC2<br>LHMC1<br>LHMC4<br>LHMC3<br>LHMC5 | Left channel high mid band control block.<br>External capacitor connections.   |
| 15<br>16<br>17<br>18<br>19 | LHC2<br>LHC1<br>LHC4<br>LHC3<br>LHC5      | Left channel high band control block.<br>External capacitor connections.   |
| 20, 24, 29<br>56, 57       | NC  | Unused pins. These pins must be either left open or connected to $V_{SS}$ .  |
| 23                         | Vref                                      | Internal operational amplifier reference voltage generator outputs.<br>Several capacitors with values of about 10 $\mu$ F must be connected with this pin to reduce ripple.  |
| 21<br>22                   | $V_{SS}$<br>$V_{DD}$                      | Power supply.<br>These pins must be connected to the stipulated power supply.  |
| 27                         | CE  | Chip enable input. Data is written to the internal latch and the analog switches operate when this pin changes from high to low. Data transfer is enabled when this pin is high.                                       |
| 26<br>25                   | DI<br>CL                                  | Serial data and clock inputs for IC control  |
| 49<br>48<br>47<br>46<br>45 | RLC2<br>RLC1<br>RLC4<br>RLC3<br>RLC5      | Right channel low band control block.<br>External capacitor connections.   |
| 44<br>43<br>42<br>41<br>40 | RLMC2<br>RLMC1<br>RLMC4<br>RLMC3<br>RLMC5 | Right channel low mid band control block.<br>External capacitor connections.   |
| 39<br>38<br>37<br>36<br>35 | RHMC2<br>RHMC1<br>RHMC4<br>RHMC3<br>RHMC5 | Right channel high mid band control block.<br>External capacitor connections.  |
| 34<br>33<br>32<br>31<br>30 | RHC2<br>RHC1<br>RHC4<br>RHC3<br>RHC5      | Right channel high band control block.<br>External capacitor connections.  |
| 58<br>59<br>61<br>62       | LCUT2<br>LCUT1<br>LBOOS2<br>LBOOS1        | Internal filter DC offset voltage exclusion capacitor connections.<br>Capacitors of about 10 $\mu$ F must be connected between pins 61 and 62, and between pins 63 and 64.<br>(These are for the left channel block.)  |
| 55<br>54<br>52<br>51       | RCUT2<br>RCUT1<br>RBOOS2<br>RBOOS1        | Internal filter DC offset voltage exclusion capacitor connections.<br>Capacitors of about 10 $\mu$ F must be connected between pins 51 and 52, and between pins 49 and 50.<br>(These are for the right channel block.) |
| 60<br>53                   | LIN<br>RIN                                | Left channel audio signal input (Must be driven with a low load capacitance.)<br>Right channel audio signal input (Must be driven with a low load capacitance.)  |
| 63<br>50                   | LOUT<br>ROUT                              | Left channel audio signal output (Must be received with a low load capacitance.)<br>Right channel audio signal output (Must be received with a low load capacitance.)  |
| 28                         | TEST                                      | IC test pin.<br>This pin must be left open when not used for IC test.  |

# LC75281E

## Block Diagram



The blocks enclosed in dotted lines are identical.

A10584

## LC75281E

• Center frequency (fo)

| Band     | f1    | f2  | f3    | f4     | f5    | f6  | f7    | f8     | f9   | f10    | f11   | External capacitor (μF) |
|----------|-------|-----|-------|--------|-------|-----|-------|--------|------|--------|-------|-------------------------|
| Low      | 31.5  | 40  | 50    | 63     | 80    | 100 | 125   | 160    | 200  | 250    | 315   | 0.047                   |
| Low mid  | 160   | 200 | 250   | 315    | 400   | 500 | 630   | 800    | 1 k  | 1.25 k | 1.6 k | 0.0094                  |
| High mid | 630   | 800 | 1 k   | 1.25 k | 1.6 k | 2 k | 2.5 k | 3.15 k | 4 k  | 5 k    | 6.3 k | 0.00235                 |
| High     | 1.6 k | 2 k | 2.5 k | 3.15 k | 4 k   | 5 k | 6.3 k | 8 k    | 10 k | 12.5 k | 16 k  | 0.0094                  |

External capacitor calculations

Figure a shows the LC75281E internal f0 control circuit. The center frequency f0 can be set to one of 11 frequencies in 1/3 octave steps by switching the resistors in the figure.





Figure a

A10685

The value of the external capacitor C is determined by substituting the desired center frequency in the following formula.

$$C_f = \frac{1}{2\pi R_f f_{o \max}} \cdot \frac{R_b/R_f}{R_a + (R_b/R_f)}$$

f<sub>o max</sub>: Corresponds to 315 Hz in the low band row in the preceding table.



Equivalent Circuit for Cf calculation

A10686



- Gain: 13 positions in 2-dB steps
- Q

|     | Q1    | Q2    | Q3   | Q4   | Q5   | Q6   | Q7   | Q8   |
|-----|-------|-------|------|------|------|------|------|------|
| Q   | 0.404 | 0.667 | 1.41 | 2.15 | 2.87 | 4.32 | 5.76 | 8.65 |
| OCT | 3     | 2     | 1    | 2/3  | 1/2  | 1/3  | 1/4  | 1/6  |

# LC75281E

## Data Input Procedure

The LC75281E is controlled by inputting the stipulated serial data to the CE, CL, and DI pins. The data consists of 28 bits, of which 8 bits are the address and 20 bits are the data.




A10687








Note \*: The 2x command doubles the center frequency of all bands. When setting this bit to 1, applications must either enter the band data for one of the bands in bits D1 to D19, or must set both bits D4 and D5 to 0, in which case all other bits are ignored.

# LC75281E

## Sample Application Circuit



A10688



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any and all SANYO products described or contained herein fall under strategic products (including services) controlled under the Foreign Exchange and Foreign Trade Control Law of Japan, such products must not be exported without obtaining export license from the Ministry of International Trade and Industry in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1998. Specifications and information herein are subject to change without notice.