



LC74982W

LCD TV Scan Converter IC

Preliminary

Overview

The LC74982W is an LCD display scan converter IC that converts NTSC and PAL TV signals to XGA resolution. The video signal-processing circuits required to implement an LCD TV set can be easily formed by combining this IC with a digital decoder, a microcontroller, and an LCD panel. Since this IC does not require an external frame memory for resolution conversion, it can contribute to minimizing total costs. As additional functionality, it also provides inputs for personal computer video (up to XGA) and digital TV (480p/480i). Since LC74982W operation is based on expansion (resolution increasing) processing, depending on the input resolution, it can also support use of, for example, 800×600 and 800×480 dot resolution LCD panels. Thus the LC74982W can be used in a wide range of applications.

Features

- NTSC and PAL input support: 24-bit or 16-bit digital YCbCr signal input
 - PC input support: Personal computer 24-bit digital RGB signal input at resolutions up to XGA
 - DTV (480i / 480p) input: 24-bit or 16-bit digital YCbCr input
 - Two-phase progressive scan RGB 18-bit (24 bit) and 36-bit (48 bit) signal output
 - Simulated increased color-depth processing at 6-bit mode. Values in parentheses apply in 8-bit mode.
 - YCbCr to RGB conversion
 - Interlaced to progressive scan conversion
 - Resolution conversion (enlargement)
 - Variable display size and display position (independently settable in the horizontal and vertical directions)
 - Image quality adjustments: brightness, contrast, color, sharpness, color phase, black balance, and white balance

- Built-in γ correction (LUT technique. Each 8-bit R, G, and B signal is independently programmable.)
 - Built-in OSD function (8 colors, 253 characters)
 - I²C bus interface
 - Constant frame-rate processing (identical frame periods in the input and output signals) adopted so that no external memory is required.

Specifications

- Supply voltage: 3.3 V (input pins are 5 V tolerant)
 - Maximum operating frequency: 65.0 MHz
 - Package: SOFP208


Applications

- LCD TVs, monitors, and projectors
 - PDP displays
 - Car television and car video monitors

Package Dimensions

unit: mm

3210-SQFP208



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
 - SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company
TOKYO OFFICE Tokyo Bldq., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

I/O Specifications

Input Signal Overview

| Signal type | Pin No. | Pin | Description | Notes | |
|---------------------|----------|-----------|---------------------------------|---|--|
| Video signals | 6 to 13 | YIN7 to 0 | Y/Y/R | <ul style="list-style-type: none"> NTSC, PAL, and DTV (480i and 480p) inputs YCbCr signals conform to the CCIR 601 standard. The YC C signal is a multiplexed CbCr signal (4:2:2). PC input (up to XGA) | |
| | 54 to 61 | RIN7 to 0 | | | |
| | 16 to 23 | UIN7 to 0 | C/Cb/G | | |
| | 64 to 71 | GIN7 to 0 | | | |
| | 26 to 33 | VIN7 to 0 | -/Cr/B | | |
| | 74 to 81 | BIN7 to 0 | | | |
| Sync signals | 90 | HITV | NTSC/PAL horizontal sync signal | <ul style="list-style-type: none"> Three independent systems for both horizontal and vertical sync signals Any input polarity may be used. Internal automatic-discrimination. | |
| | 91 | VITV | NTSC/PAL vertical sync signal | | |
| | 92 | HIDTV | DTV horizontal sync signal | | |
| | 93 | VIDTV | DTV vertical sync signal | | |
| | 94 | HIPC | PC horizontal sync signal | | |
| | 95 | VIPC | PC vertical sync signal | | |
| Data enable signals | 96 | BLKIH | Horizontal enable | <ul style="list-style-type: none"> Input with the same logic. The polarity can be inverted internally. A composite video signal can be input to BLKIH. (BLKIV must be tied high in this case.) | |
| | 97 | BLKIV | Vertical enable | | |
| Pixel clocks | 36 | CLKITV | NTSC/PAL clock | <ul style="list-style-type: none"> Three independent input systems | |
| | 39 | CLKIDTV | DTV clock | | |
| | 42 | CLKIPC | PC clock | | |
| | 167 | XTAL | Display clock | | |

Output Signal Overview

| Signal type | Pin No. | Pin | Description | Notes |
|---------------------------------------|---------------------------|--------------|-------------------------------|---|
| Video signals in 6-bit output mode | 106 to 111 | ROEVEN5 to 0 | Even pixels, red | <ul style="list-style-type: none"> Each of the RGB channels is an 6-bit 2-phase signal. The output mode can be switched to single-phase output mode. (Output from the ODD pin) |
| | 114 to 119 | GOEVEN5 to 0 | Even pixels, green | |
| | 122 to 127 | BOEVEN5 to 0 | Even pixels, blue | |
| | 130 to 135 | ROODD5 to 0 | Odd pixels, red | |
| | 138 to 143 | GOODD5 to 0 | Odd pixels, green | |
| | 146 to 151 | BOODD5 to 0 | Odd pixels, blue | |
| Video signals in 8-bit output mode | 106 to 111, 114, 115 | ROEVEN7 to 0 | Even pixels, red | <ul style="list-style-type: none"> Each of the RGB channels is an 8-bit 2-phase signal. The output mode can be switched to single-phase output mode. (Output from the ODD pin) |
| | 116 to 119, 122 to 125 | GOEVEN7 to 0 | Even pixels, green | |
| | 126, 127, 130 to 135 | BOEVEN7 to 0 | Even pixels, blue | |
| | 138 to 143, 146, 147 | ROODD7 to 0 | Odd pixels, red | |
| | 182 to 189 | GOODD7 to 0 | Odd pixels, green | |
| | 192 to 199 | BOODD7 to 0 | Odd pixels, blue | |
| Sync signals | 162 | HOUT | Horizontal sync signal | <ul style="list-style-type: none"> The sync period, position, and polarity can be set. A composite sync signal can be output from VOUT. |
| | 163 | VOUT | Vertical sync signal | |
| Data enable signals | 102 | BLKHOUT | Horizontal enable | <ul style="list-style-type: none"> The enable period and the polarity can be set. A composite signal can be output from BLKVOUT. |
| | 103 | BLKVOUT | Vertical enable | |
| Pixel clocks | 154 | DCLK1 | Single-phase clock | <ul style="list-style-type: none"> Outputs the same frequency as that of the crystal oscillator. |
| | 155 | DCLK1B | Single-phase clock (inverted) | |
| | 158 | DCLK2 | Two-phase clock | <ul style="list-style-type: none"> Outputs a frequency 1/2 that of the crystal oscillator. |
| | 159 | DCLK2B | Two-phase clock (inverted) | |

Control Signal Overview

| Signal type | Pin No. | Pin | Description | Notes |
|----------------------|---------|------|-------------|---|
| Three-wire bus | 172 | AICS | Chip select | • Used for OSD control and γ correction characteristics settings. |
| | 173 | AIDA | Data bus | |
| | 174 | AICK | Bus clock | |
| I ² C-bus | 175 | SDA | Data bus | • Used to set the internal control registers and to output internal status information. • The slave address is "0111000+ (R/W)". |
| | 176 | SCL | Bus clock | |

Specifications

Absolute Maximum Ratings at V_{SS} = 0 V

| Parameter | Symbol | Conditions | Ratings | Unit |
|-----------------------------|---------------------|-----------------------|-------------------------------|------|
| Maximum supply voltage | V _{DD} max | | -0.3 to +4.6 | V |
| Input voltage | V _I | | -0.5 to + 5.5 | V |
| Output voltage | V _O | | -0.3 to V _{DD} + 0.3 | V |
| Allowable power dissipation | P _d max | T _a = 70°C | 0.9 | W |
| Storage temperature | T _{stg} | | -55 to +125 | °C |
| Operating temperature | T _{opr} | | -30 to +70 | °C |

Note: While the standard operating temperature is -30 to +70°C, for applications such as automotive applications, it can also be used over the range -40 to +85°C. Note, however, that the value of the allowable power dissipation differs somewhat between these two cases. Contact your SANYO representative for details if you need to use this device with the latter (wider) operating temperature range.

Allowable Operating Ranges at T_a = -30 to +70°C

| Parameter | Symbol | Conditions | Ratings | | | Unit |
|---------------------|-----------------|------------|---------|-----|-----|------|
| | | | min | typ | max | |
| Supply voltage | V _{DD} | | 3.0 | 3.3 | 3.6 | V |
| Input voltage range | V _{IN} | | 0 | — | 5.5 | V |

I/O Pin Capacitances at T_a = 25°C, V_{DD} = V_I = 0 V

| Parameter | Symbol | Conditions | Ratings | | | Unit |
|--------------------|------------------|------------|---------|-----|-----|------|
| | | | min | typ | max | |
| Input pins | C _{IN} | f = 1 MHz | — | — | 10 | pF |
| Output pins | C _{OUT} | f = 1 MHz | — | — | 10 | pF |
| Bidirectional pins | C _{I/O} | f = 1 MHz | — | — | 10 | pF |


DC Characteristics at T_a = -30 to +70°C, V_{DD} = 3.0 to 3.6 V

| Parameter | Symbol | Conditions | Ratings | | | Unit |
|---------------------------|-----------------|---|-----------------------|-----|----------------------|------|
| | | | min | typ | max | |
| Input high-level voltage | V _{IH} | CMOS level | 0.7 V _{DD} | — | — | V |
| | | CMOS level Schmitt | 0.75 V _{DD} | — | — | V |
| Input low-level voltage | V _{IL} | CMOS level | — | — | 0.2 V _{DD} | V |
| | | CMOS level Schmitt | — | — | 0.15 V _{DD} | V |
| Input high-level current | I _{IH} | V _I = V _{DD} | -10 | — | +10 | µA |
| | | V _I = V _{DD} , with pull-down resistors attached. | 10 | — | 100 | µA |
| Input low-level current | I _{IL} | V _I = V _{SS} | -10 | — | +10 | µA |
| Output high-level voltage | V _{OH} | Type B4, I _{OH} = -2 mA | V _{DD} - 0.8 | — | — | V |
| | | Type B8, I _{OH} = -4 mA | V _{DD} - 0.8 | — | — | V |
| | | Type B12, I _{OH} = -6 mA | V _{DD} - 0.8 | — | — | V |
| Output low-level voltage | V _{OL} | Type B4, I _{OL} = 2 mA | — | — | 0.4 | V |
| | | Type B8, I _{OL} = 4 mA | — | — | 0.4 | V |
| | | Type B12, I _{OL} = 6 mA | — | — | 0.4 | V |
| Output leakage current | I _{OZ} | In the high-impedance output state | -10 | — | +10 | µA |
| Pull-down resistance | R _{DN} | | 35 | 70 | 140 | kΩ |
| Quiescent current* | I _{DD} | Outputs open, V _I = V _{SS} or V _{DD} | — | — | 100 | µA |

Note: * Certain of the input pins include built-in pull-down resistors. The quiescent current drain cannot be guaranteed in certain situations due to the structure of these circuits.

LC74982W

Pin Assignment



* (): Values in parentheses apply in 8-bit mode.

LC74982W

Pin Functions

| Pin No. | Pin | I/O type | | Connection | Notes |
|---------|---------|----------|-----------|---|--|
| | | I/O | Type | | |
| 1 | DVSS | P | | GND | Digital system ground |
| 2 | OSDRIN | I | g74980m03 | Caption OSD microcontroller | OSD red input (NTSC only) |
| 3 | OSDGIN | I | g74980m03 | Caption OSD microcontroller | OSD green input (NTSC only) |
| 4 | OSDBIN | I | g74980m03 | Caption OSD microcontroller | OSD blue input (NTSC only) |
| 5 | OSDEN | I | g74980m03 | Caption OSD microcontroller | OSD data enable (NTSC only) |
| 6 | YIN7 | I | g74980m03 | Digital decoder or ADC or Digital Interface | MSB Y signal input or R signal input LSB |
| 7 | YIN6 | I | g74980m03 | | |
| 8 | YIN5 | I | g74980m03 | | |
| 9 | YIN4 | I | g74980m03 | | |
| 10 | YIN3 | I | g74980m03 | | |
| 11 | YIN2 | I | g74980m03 | | |
| 12 | YIN1 | I | g74980m03 | | |
| 13 | YIN0 | I | g74980m03 | | |
| 14 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 15 | DVSS | P | | GND | Digital system ground |
| 16 | UIN7 | I | g74980m03 | Digital decoder or ADC or Digital Interface | MSB C (CbCr multiplexed) signal input or Cb signal input or G signal input LSB |
| 17 | UIN6 | I | g74980m03 | | |
| 18 | UIN5 | I | g74980m03 | | |
| 19 | UIN4 | I | g74980m03 | | |
| 20 | UIN3 | I | g74980m03 | | |
| 21 | UIN2 | I | g74980m03 | | |
| 22 | UIN1 | I | g74980m03 | | |
| 23 | UIN0 | I | g74980m03 | | |
| 24 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 25 | DVSS | P | | GND | Digital system ground |
| 26 | VIN7 | I | g74980m03 | Digital decoder or ADC or Digital Interface | MSB Cr signal input or B signal input LSB |
| 27 | VIN6 | I | g74980m03 | | |
| 28 | VIN5 | I | g74980m03 | | |
| 29 | VIN4 | I | g74980m03 | | |
| 30 | VIN3 | I | g74980m03 | | |
| 31 | VIN2 | I | g74980m03 | | |
| 32 | VIN1 | I | g74980m03 | | |
| 33 | VIN0 | I | g74980m03 | | |
| 34 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 35 | DVSS | P | | GND | Digital system ground |
| 36 | CLKITV | I | g74980m05 | Digital decoder | TV clock input (data rate) |
| 37 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 38 | DVSS | P | | GND | Digital system ground |
| 39 | CLKIDTV | I | g74980m05 | PLL | DTV clock input |
| 40 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 41 | DVSS | P | | GND | Digital system ground |
| 42 | CLKIPC | I | g74980m05 | Digital interface | PC clock input (data rate) |
| 43 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 44 | SCANMOD | I | g74980m03 | Open | Scan test mode |
| 45 | SCANEN | I | g74980m03 | Open | Scan test enable |
| 46 | AVSS | P | | GND | Analog system ground |
| 47 | PDO | O | zwp3vp1l3 | Loop filter | Charge pump output (open) |
| 48 | AVDD | P | | Power supply | Analog system power supply: 3.3 V |
| 49 | AVSS | P | | GND | Analog system ground |
| 50 | VCOCNT | I | g74100m06 | Loop filter | VCO control input (Connect to AV _{SS}) |
| 51 | VCORNG | I | g74100m06 | Resistor | VCO bias resistor input (Connect to AV _{SS}) |
| 52 | AVDD | P | | Power supply | Analog system power supply: 3.3 V |

Continued on next page.

LC74982W

Continued from preceding page.

| Pin No. | Pin | I/O type | | Connection | Notes |
|---------|---------|----------|-----------|---|--|
| | | I/O | Type | | |
| 53 | DVSS | P | | GND | Digital system ground |
| 54 | RIN7 | I | g74980m03 | Digital Decoder or ADC or Digital Interface | MSB Y signal input or R signal input LSB |
| 55 | RIN6 | I | g74980m03 | | |
| 56 | RIN5 | I | g74980m03 | | |
| 57 | RIN4 | I | g74980m03 | | |
| 58 | RIN3 | I | g74980m03 | | |
| 59 | RIN2 | I | g74980m03 | | |
| 60 | RIN1 | I | g74980m03 | | |
| 61 | RIN0 | I | g74980m03 | | |
| 62 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 63 | DVSS | P | | GND | Digital system ground |
| 64 | GIN7 | I | g74980m03 | Digital Decoder or ADC or Digital Interface | MSB C (CbCr multiplexed) signal input or Cb signal input or G signal input LSB |
| 65 | GIN6 | I | g74980m03 | | |
| 66 | GIN5 | I | g74980m03 | | |
| 67 | GIN4 | I | g74980m03 | | |
| 68 | GIN3 | I | g74980m03 | | |
| 69 | GIN2 | I | g74980m03 | | |
| 70 | GIN1 | I | g74980m03 | | |
| 71 | GIN0 | I | g74980m03 | | |
| 72 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 73 | DVSS | P | | GND | Digital system ground |
| 74 | BIN7 | I | g74980m03 | Digital Decoder or ADC or Digital Interface | MSB Cr signal input or B signal input LSB |
| 75 | BIN6 | I | g74980m03 | | |
| 76 | BIN5 | I | g74980m03 | | |
| 77 | BIN4 | I | g74980m03 | | |
| 78 | BIN3 | I | g74980m03 | | |
| 79 | BIN2 | I | g74980m03 | | |
| 80 | BIN1 | I | g74980m03 | | |
| 81 | BIN0 | I | g74980m03 | | |
| 82 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 83 | DVSS | P | | GND | Digital system ground |
| 84 | CLPP | O | POB4 | ADC | Clamp pulse |
| 85 | CLPY | O | POT4 | ADC | Y clamp level |
| 86 | CLPCB | O | POT4 | ADC | Cb clamp level |
| 87 | CLPCR | O | POT4 | ADC | Cr clamp level |
| 88 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 89 | DVSS | P | | GND | Digital system ground |
| 90 | HITV | I | g74980m04 | TV decoder | TV horizontal synchronizing signal input |
| 91 | VITV | I | g74980m04 | TV decoder | TV vertical synchronizing signal input |
| 92 | HIDTV | I | g74980m04 | Digital interface | DTV horizontal synchronizing signal input |
| 93 | VIDTV | I | g74980m04 | Digital interface | DTV vertical synchronizing signal input |
| 94 | HIPC | I | g74980m04 | Digital interface | PC horizontal sync signal input |
| 95 | VIPC | I | g74980m04 | Digital interface | PC vertical sync signal input |
| 96 | BLKIH | I | g74980m02 | Digital interface | Horizontal blanking signal input (composite blanking signal) |
| 97 | BLKIV | I | g74980m02 | Digital interface | Vertical blanking signal input (Held high in composite mode) |
| 98 | PLLH | O | POB4 | PLL | PLL internal divider output |
| 99 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 100 | DVSS | P | | GND | Digital system ground |
| 101 | RST | I | g74980m01 | Initialization circuit | System reset (reset to low) |
| 102 | BLKHOUT | O | POB8 | LCD module | Horizontal data enable |
| 103 | BLKVOUT | O | POB8 | LCD module | Vertical data enable or composite data enable |
| 104 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |

Continued on next page.

LC74982W

Continued from preceding page.

| Pin No. | Pin | I/O type | | Connection | Notes |
|---------|-------------------|----------|-------|--------------|--|
| | | I/O | Type | | |
| 105 | DVSS | P | | GND | Digital system ground |
| 106 | ROEVEN0 | O | POB4 | LCD module | LSB (LSB) Red signal output (even) |
| 107 | ROEVEN1 | O | POB4 | | (Red signal output (even)) |
| 108 | ROEVEN2 | O | POB4 | | |
| 109 | ROEVEN3 | O | POB4 | | |
| 110 | ROEVEN4 | O | POB4 | | |
| 111 | ROEVEN5 | O | POB4 | | MSB |
| 112 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 113 | DVSS | P | | GND | Digital system ground |
| 114 | GOEVEN0 (ROEVEN6) | O | POB4 | LCD module | LSB (MSB) Green signal output (even) (LSB) |
| 115 | GOEVEN1 (ROEVEN7) | O | POB4 | | |
| 116 | GOEVEN2 (GOEVEN0) | O | POB4 | | |
| 117 | GOEVEN3 (GOEVEN1) | O | POB4 | | |
| 118 | GOEVEN4 (GOEVEN2) | O | POB4 | | |
| 119 | GOEVEN5 (GOEVEN3) | O | POB4 | | MSB (Green signal output (even)) |
| 120 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 121 | DVSS | P | | GND | Digital system ground |
| 122 | BOEVEN0 (GOEVEN4) | O | POB4 | LCD module | LSB (MSB) Blue signal output (even) (LSB) |
| 123 | BOEVEN1 (GOEVEN5) | O | POB4 | | |
| 124 | BOEVEN2 (GOEVEN6) | O | POB4 | | |
| 125 | BOEVEN3 (GOEVEN7) | O | POB4 | | |
| 126 | BOEVEN4 (BOEVEN0) | O | POB4 | | |
| 127 | BOEVEN5 (BOEVEN1) | O | POB4 | | MSB |
| 128 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 129 | DVSS | P | | GND | Digital system ground |
| 130 | ROODD0 (BOEVEN2) | O | POB4 | LCD module | LSB (MSB) Red signal output (odd) (B signal output (even)) or Red signal single-phase output |
| 131 | ROODD1 (BOEVEN3) | O | POB4 | | |
| 132 | ROODD2 (BOEVEN4) | O | POB4 | | |
| 133 | ROODD3 (BOEVEN5) | O | POB4 | | |
| 134 | ROODD4 (BOEVEN6) | O | POB4 | | |
| 135 | ROODD5 (BOEVEN7) | O | POB4 | | MSB (MSB) |
| 136 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 137 | DVSS | P | | GND | Digital system ground |
| 138 | GOODD0 (ROODD0) | O | POB4 | LCD module | LSB (MSB) Green signal output (odd) or Green signal single-phase output (Red signal output (odd)) or Red signal single-phase output |
| 139 | GOODD1 (ROODD1) | O | POB4 | | |
| 140 | GOODD2 (ROODD2) | O | POB4 | | |
| 141 | GOODD3 (ROODD3) | O | POB4 | | |
| 142 | GOODD4 (ROODD4) | O | POB4 | | |
| 143 | GOODD5 (ROODD5) | O | POB4 | | MSB Red signal single-phase output |
| 144 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 145 | DVSS | P | | GND | Digital system ground |
| 146 | BOODD0 (ROODD6) | O | POB4 | (OPEN) | LSB (MSB) Blue signal output (odd) or Blue signal single-phase output (Test output (Outputs a fixed low level.)) |
| 147 | BOODD1 (ROODD7) | O | POB4 | | |
| 148 | BOODD2 (TEST0) | O | POB4 | | |
| 149 | BOODD3 (TEST1) | O | POB4 | | |
| 150 | BOODD4 (TEST2) | O | POB4 | | |
| 151 | BOODD5 (TEST3) | O | POB4 | MSB | |
| 152 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 153 | DVSS | P | | GND | Digital system ground |
| 154 | DCLK1 | O | POB12 | LCD module | Data clock 1 (for single-phase data output) |
| 155 | DCLK1B | O | POB12 | LCD module | Inverted data clock 1 (for single-phase data output) |
| 156 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |

Continued on next page.










LC74982W

Continued from preceding page.

| Pin No. | Pin | I/O type | | Connection | Notes |
|---------|-----------------|----------|-----------|----------------------|---|
| | | I/O | Type | | |
| 157 | DVSS | P | | GND | Digital system ground |
| 158 | DCLK2 | O | POB12 | — | Data clock 2 (for two-phase data output) |
| 159 | DCLK2B | O | POB12 | — | Inverted data clock 2 (for two-phase data output) |
| 160 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 161 | DVSS | P | | GND | Digital system ground |
| 162 | HOUT | O | POB8 | LCD module | Horizontal sync output |
| 163 | VOUT | O | POB8 | LCD module | Vertical synchronizing signal output or composite synchronizing signal output |
| 164 | VIRST | O | POB4 | — | Crystal oscillator reset |
| 165 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 166 | DVSS | P | | GND | Digital system ground |
| 167 | XTAL | I | g74980m01 | VCO | Crystal oscillator circuit output |
| 168 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 169 | DVSS | P | | GND | Digital system ground |
| 170 | EXCTR | O | POB4 | — | External control output (output controlled over the I ² C bus) |
| 171 | MUTE | I | g74980m02 | Microcontroller | Mute control input (mute to low) |
| 172 | AICS | I | g74980m02 | Microcontroller | 3-wire bus control chip select |
| 173 | AIDA | I | g74980m02 | Microcontroller | 3-wire bus control bus data |
| 174 | AICK | I | g74980m02 | Microcontroller | 3-wire bus control bus clock |
| 175 | SDA | B | g74980m06 | Microcontroller | I ² C control data |
| 176 | SCL | I | g74980m02 | Microcontroller | I ² C control clock |
| 177 | PDOWN1 | I | g74980m01 | — | Must be tied high during normal operation. |
| 178 | PDOWN2 | I | g74980m01 | — | Must be tied high during normal operation. |
| 179 | CLKIO | O | POB12 | — | Input system clock output |
| 180 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 181 | DVSS | P | | GND | Digital system ground |
| 182 | TSTOA7 (GOODD0) | O | POB4 | OPEN (LCD module) | MSB (LSB) Test outputs (G signal output (odd) or G signal single-phase output) |
| 183 | TSTOA6 (GOODD1) | O | POB4 | | |
| 184 | TSTOA5 (GOODD2) | O | POB4 | | |
| 185 | TSTOA4 (GOODD3) | O | POB4 | | |
| 186 | TSTOA3 (GOODD4) | O | POB4 | | |
| 187 | TSTOA2 (GOODD5) | O | POB4 | | |
| 188 | TSTOA1 (GOODD6) | O | POB4 | | LSB (MSB) |
| 189 | TSTOA0 (GOODD7) | O | POB4 | | |
| 190 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |
| 191 | DVSS | P | | GND | Digital system ground |
| 192 | TSTOB7 (BOODD0) | O | POB4 | OPEN (LCD module) | MSB (LSB) Test outputs (B signal output (odd) or B signal single-phase output) |
| 193 | TSTOB6 (BOODD1) | O | POB4 | | |
| 194 | TSTOB5 (BOODD2) | O | POB4 | | |
| 195 | TSTOB4 (BOODD3) | O | POB4 | | |
| 196 | TSTOB3 (BOODD4) | O | POB4 | | |
| 197 | TSTOB2 (BOODD5) | O | POB4 | | |
| 198 | TSTOB1 (BOODD6) | O | POB4 | | LSB (MSB) |
| 199 | TSTOB0 (BOODD7) | O | POB4 | | |
| 200 | TSTMOD3 | I | g74980m03 | OPEN | Test mode (Must be left open in normal operation.) |
| 201 | TSTMOD2 | I | g74980m03 | | |
| 202 | TSTMOD1 | I | g74980m03 | | |
| 203 | TSTMOD0 | I | g74980m03 | | |
| 204 | TSTSUB3 | I | g74980m03 | OPEN | Test sub-mode (Must be left open in normal operation.) |
| 205 | TSTSUB2 | I | g74980m03 | | |
| 206 | TSTSUB1 | I | g74980m03 | | |
| 207 | TSTSUB0 | I | g74980m03 | | |
| 208 | DVDD | P | | Power supply | Digital system power supply: 3.3 V |


LC74982W

Pin Type


| I/O type | Applicable pins | Function | Equivalent circuit |
|------------|---|---|---|
| g74980m01 | RST PDOWN1 to 2 XTAL | 3 to 5 V voltage handling input |  A13541 |
| g74980m02 | AICS, AIDA, AICK SCL BLKIH, BLKIV MUTE | 3 to 5 V voltage handling Schmitt input |  A13542 |
| g74980m03 | OSDRIN, OSDGIN, OSDBIN, OSDEN YIN0 to 7, UIN0 to 7, VIN0 to 7 SCANMOD, SCANEN RIN0 to 7, GIN0 to 7, BIN0 to 7 TSTMOD0 to 3, TSTSUB0 to 3 Leave open when unused. | 3 to 5 V voltage handling pull-down input |  A13543 |
| g74980m04 | HITV, VITV HIDTV, VIDTV HIPC, VIPC | 3 to 5 V voltage handling pull-down Schmitt input |  A13544 |
| g74980m05 | CLKITV CLKIDTV CLKIPC | 3 to 5 V voltage handling OE input |  A13545 |
| POB4 | CLPP, PLLH, ROEVEN0 to 5 (7), GOEVEN0 to 5 (7), BOEVEN0 to 5 (7), ROODD0 to 5 (7), GOODD0 to 5 (7), BOODD0 to 5 (7), VIRST, EXCTR, TST0A0 to 7, TST0B0 to 7, (TEST0 to 3) | 4 mA drive output |  A13546 |
| POB8 | BLKHOUT, BLKVOUT HOUT, VOUT | 8 mA drive output | |
| POB12 | DCLK1, DBLK1B, DCLK2, DBLK2B CLKI0 | 12 mA drive output | |
| POT4 | CLPY, CLPCB, CLPCR | 4 mA 3-state drive output |  A13547 |
| g74980m06 | SDA | Open-drain I/O |  A13548 |
| g74100m06 | VCOCNT, VCORNG | Analog through | |
| zwp3vpill3 | PDO | Charge pump output |  A13549 |

Note: * All of the DV_{DD}, DV_{SS}, AV_{DD}, and AV_{SS} pins must be connected to the corresponding power or ground level. Do not leave any of these pins open.

IC Internal Block Diagram




Sample Application Circuit (LCD TV/Monitor)



I/O Data Timing


(1) Input data timing



| Item | Pin | Parameter | min | max | Unit |
|-------------------------|--|-----------|------|-----|------|
| Clock low-level period | CLKITV CLKIDTV CLKIPC | t_{LO} | 7.5 | — | ns |
| Clock high-level period | | t_{HI} | 7.5 | — | ns |
| Clock cycle | | t_{CK} | 15.0 | — | ns |
| Input data setup time | YIN [7:0], UIN [7:0] VIN [7:0], RIN [7:0] GIN [7:0], BIN [7:0] | t_{SU} | 0 | — | ns |
| Input data hold time | | t_{HD} | 7.0 | — | ns |
| | HITV, VITV, HIDTV, VIDTV HIPC, VIPC, BLKIH, BLKIV | | | | |

Note: * We recommend using a duty of 50% for the input clock signal.


(2) Output data timing



| Item | Pin | Parameter | min | max | Unit |
|-------------------------|--|-----------|------|-----|------|
| Clock low-level period | DCLK2, DCLK2B | t_{LO} | 15.0 | — | ns |
| Clock high-level period | | t_{HI} | 15.0 | — | ns |
| Clock cycle | | t_{CK} | 30.0 | — | ns |
| Output data delay time | ROEVEN [5(7):0], GOEVEN [5(7):0] BOEVEN [5(7):0], ROODD [5(7):0] GOODD [5(7):0], BOODD [5(7):0] BLKHOUT, HOUT, VOUT | t_{OUT} | 0 | 10 | ns |


I/O Clock Timing

(1) Input system clock timing



| Item | Pin | Parameter | min | max | Unit |
|-------------------------|--------|-----------|------|-----|------|
| Clock low-level period | CLKITV | t_{LO} | 7.5 | — | ns |
| Clock high-level period | | t_{HI} | 7.5 | — | ns |
| Clock cycle | | t_{CK} | 15.0 | — | ns |
| Clock I/O delay time | CLKIO | t_{OUT} | 5 | 10 | ns |

(2) Output system clock timing



| Item | Pin | Parameter | min | max | Unit |
|-------------------------|--------|------------|------|-----|------|
| Clock low-level period | XTAL | t_{LO} | 7.5 | — | ns |
| Clock high-level period | | t_{HI} | 7.5 | — | ns |
| Clock cycle | | t_{CK} | 15.0 | — | ns |
| DCLK1 delay time | DCLK1 | t_{OUT1} | 0 | 5 | ns |
| DCLK1B delay time | DCLK1B | t_{D1} | -1 | +1 | ns |
| Clock low-level period | DCLK2 | t_{LO2} | 15.0 | — | ns |
| Clock high-level period | | t_{HI2} | 15.0 | — | ns |
| Clock cycle | | t_{CK2} | 30.0 | — | ns |
| DCLK2 delay time | DCLK2 | t_{OUT2} | 0 | 2 | ns |
| DCLK2B delay time | DCLK2B | t_{D2} | -1 | +1 | ns |

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 2001. Specifications and information herein are subject to change without notice.