

# **On-Screen Display Controller LSI**

#### Overview

The LC74725 and LC74725M are built-in EDS on-screen display controller CMOS LSI products that display characters and patterns on a TV screen under microprocessor control. The characters displayed have an  $8\times 8$  dot format, and a dot interpolation function is provided. These LSIs can display ten lines of 24 characters each.


#### **Features**

- Display format: 24 characters by 10 lines (up to 240 characters)
- Character format: 8 (horizontal) × 8 (vertical) dots (interpolation function provided)
- Character sizes: Two horizontal and two vertical sizes
- Characters in font: 64 characters
- Initial display positions: 64 horizontal positions and 64 vertical positions
- Blinking: Specifiable on a per-character basis
- Blinking types: Two periods, 1.0 second and 0.5 second
- Blue background screen display: Available in internal synchronization mode
- External control input: 8-bit serial input format
- · Built-in sync separator circuit
- EDS support
- Video outputs: Composite video signal output in either NTSC or PAL-M
- Package: 24-pin plastic DIP (300 mil)
   24-pin plastic MFP (375 mil)


### **Package Dimensions**

unit: mm


#### 3067-DIP24S



#### 3045B-MFP24



### **Pin Assignment**



#### **Pin Functions**

CIRL1   Switching   mode, high: external clock input mode.	Pin No.	Symbol	Function	Description
Crystal oscillator   Synchronizing signal generation. Alternatively, these pins can be used for external clock input (Zfsc or 4fsc).	1	V <sub>SS</sub> 1	Ground	Ground connection (digital system ground)
CTRL1   Crystal oscillator input witching   Switches between external clock input mode and crystal oscillator mode. Low: crystal oscillator mode, high: external clock input mode and crystal oscillator mode. Low: crystal oscillator mode, high: external clock input mode and crystal oscillator mode, high: external clock input mode and crystal oscillator mode, high: external clock input mode and crystal oscillator mode, high: external clock input mode and crystal oscillator mode, high: external clock input mode and crystal oscillator with the content of the external clock input (MOD0 = low: even field, MOD0 = high: both fields output)	2	Xtal <sub>IN</sub>	Crystal oscillator	
CINCI   Switching   mode, high: external clock input mode.	3	Xtal <sub>OUT</sub>	, , , , , , , , , , , , , , , , , , , ,	
Connections for the external coil and capacitor used to form the character output dot clock generation oscillator.  Connections for the external coil and capacitor used to form the character output dot clock generation oscillator.  Cuputs a high level when there are synchronizing signals.  SELO = high: Outputs field discrimination pulses (O/E pulses) Outputs the dot clock (LC oscillator) when the CST pin is high and the RST pin is low. A command is provided that turns this output off. Outputs a high level when there are synchronizing signals.  SELO = high: Outputs field discrimination pulses (O/E pulses) Outputs the dot clock (LC oscillator) when the CST pin is low and the RST pin is low. A command is provided that turns this output off. Outputs and provided that turns this output off. Outputs the crystal oscillator clock when the CST pin is low and the RST pin is low. A command is provided that turns this output off. Outputs the crystal oscillator clock when the CST pin is low and the RST pin is low. A command is provided that turns this output off. Outputs the provided that turns this output off. Outputs the provided that turns this output off. Outputs the provided that turns this output. Serial data input is enabled when this pin is low. A pull-up resistor is built in (hysteresis input).  Serial data input clock input.  Serial data input presistor is built in (hysteresis input).  Composite video signal level adjustment power supply (analog system power supply)  Video signal output pin  Must be either connected to ground or left open.  Composite video signal input pin  Serial data input. A pull-up resistor is built in (hysteresis input).  Serial data input signal input pin be output for EDS data output. EDS data output is	4	CTRL1		Switches between external clock input mode and crystal oscillator mode. Low: crystal oscillator mode, high: external clock input mode.
Coscoliator   Composite video signal input   Composite video signal level adjustment power supply (analog system power supply)	5	LN21	Data output	Line 21H pulse output (MOD0 = low: even field, MOD0 = high: both fields output)
SYNC_DG	6	OSCIN	I C oscillator	Connections for the external coil and capacitor used to form the character output dot clock
SYNC_JDG  External synchronizing signal judgment output  CSL = high: Outputs field discrimination pulses (O/E pulses) Outputs the dot clock (LC oscillator) when the CST pin is high and the RST pin is low. A command is provided that turns this output off. Outputs the crystal oscillator clock when the CST pin is low and the RST pin is low. A command is provided that turns this output off.  Composite input  Enable input  CIOck input  CIOck input  SCLK  Clock input  Serial data input clock input.  Serial data input. Serial data input is enabled when this pin is low. A pull-up resistor is built in (hysteresis input).  Serial data input clock input.  A pull-up resistor is built in (hysteresis input).  Serial data input. A pull-up resistor is built in (hysteresis input).  CVOUT  Video signal output  Composite video signal output pin  A NC  Must be either connected to ground or left open.  Composite video signal input pin  SYNIN  Sync separator circuit input  Video signal input to the built-in sync separator circuit  SEPOUT  SEPOUT  Composite synchronizing signal output from the built-in sync separator circuit  Inputs the vertical synchronizing signal generated by integrating the SEPOUT pin output signal. An integrating circuit must be inserted between the SEPOUT pin output signal. An integrating circuit must be inserted between the SEPOUT pin and this pin. This pin must be tied to Vpo1 if unused.  Enable input (hysteresis input).  Explore the servical synchronizing signal output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).	7	OSC <sub>OUT</sub>	LC Oscillator	generation oscillator.
SCLK   Clock input   Serial data input clock input, A pull-up resistor is built in (hysteresis input).	8	$SYNC_{JDG}$	, ,	Outputs a high level when there are synchronizing signals.  SEL0 = high: Outputs field discrimination pulses (O/E pulses)  Outputs the dot clock (LC oscillator) when the CS1 pin is high and the RST pin is low. A command is provided that turns this output off.  Outputs the crystal oscillator clock when the CS1 pin is low and the RST pin is low. A
A pull-up resistor is built in (hysteresis input).  SIN Data input Serial data input. A pull-up resistor is built in (hysteresis input).  VDD2 Power supply Composite video signal level adjustment power supply (analog system power supply)  CVOUT Video signal output Composite video signal output pin  NC Must be either connected to ground or left open.  CVIN Video signal input Composite video signal input pin  VDD1 Power supply Power supply (+5 V: digital system power supply)  SYNIN Sync separator circuit input Video signal input to the built-in sync separator circuit  VSS1 Ground Ground (digital system ground)  SEPOUT Composite synchronizing signal output from the built-in sync separator circuit  Input she vertical synchronizing signal generated by integrating the SEPOUT pin output signal. An integrating circuit must be inserted between the SEPOUT pin and this pin. This pin must be tied to VDD1 if unused.  Enable input for EDS data output. EDS data output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).  RST Reset input System reset input. A pull-up resistor is built in (hysteresis input).	9	CS1	Enable input	Enable input for OSD serial data input. Serial data input is enabled when this pin is low. A pull-up resistor is built in (hysteresis input).
12	10	SCLK	Clock input	
13 CV <sub>OUT</sub> Video signal output Composite video signal output pin  14 NC Must be either connected to ground or left open.  15 CV <sub>IN</sub> Video signal input Composite video signal input pin  16 V <sub>DD</sub> 1 Power supply Power supply (+5 V: digital system power supply)  17 SYN <sub>IN</sub> Sync separator circuit input Video signal input to the built-in sync separator circuit  18 V <sub>SS</sub> 1 Ground Ground (digital system ground)  19 SEP <sub>OUT</sub> Composite synchronizing signal output Video signal output from the built-in sync separator circuit  20 SEP <sub>IN</sub> Vertical synchronizing signal output Inputs the vertical synchronizing signal generated by integrating the SEP <sub>OUT</sub> pin output signal. An integrating circuit must be inserted between the SEP <sub>OUT</sub> pin and this pin. This pin must be tied to V <sub>DD</sub> 1 if unused.  21 CS2 Enable input Enable input Enable input EDS data output. EDS data output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).  22 CPDT Data output EDS data output (either an n-channel open-drain or a CMOS output circuit)  23 RST Reset input System reset input. A pull-up resistor is built in (hysteresis input).	11	SIN	Data input	Serial data input. A pull-up resistor is built in (hysteresis input).
14 NC Must be either connected to ground or left open.  15 CV <sub>IN</sub> Video signal input Composite video signal input pin  16 V <sub>DD</sub> 1 Power supply Power supply (+5 V: digital system power supply)  17 SYN <sub>IN</sub> Sync separator circuit input Video signal input to the built-in sync separator circuit  18 V <sub>SS</sub> 1 Ground Ground (digital system ground)  19 SEP <sub>OUT</sub> Composite synchronizing signal output Video signal output from the built-in sync separator circuit  20 SEP <sub>IN</sub> Vertical synchronizing signal output Inputs the vertical synchronizing signal generated by integrating the SEP <sub>OUT</sub> pin output signal. An integrating circuit must be inserted between the SEP <sub>OUT</sub> pin and this pin. This pin must be tied to V <sub>DD</sub> 1 if unused.  21 CS2 Enable input Enable input Enable input, the provided state output. EDS data output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).  22 CPDT Data output EDS data output (either an n-channel open-drain or a CMOS output circuit)  23 RST Reset input System reset input. A pull-up resistor is built in (hysteresis input).	12	V <sub>DD</sub> 2	Power supply	Composite video signal level adjustment power supply (analog system power supply)
15 CV <sub>IN</sub> Video signal input Composite video signal input pin  16 V <sub>DD</sub> 1 Power supply Power supply (+5 V: digital system power supply)  17 SYN <sub>IN</sub> Sync separator circuit input Video signal input to the built-in sync separator circuit  18 V <sub>SS</sub> 1 Ground Ground (digital system ground)  19 SEP <sub>OUT</sub> Composite synchronizing signal output Wideo signal output from the built-in sync separator circuit  20 SEP <sub>IN</sub> Vertical synchronizing signal output Inputs the vertical synchronizing signal generated by integrating the SEP <sub>OUT</sub> pin output signal. An integrating circuit must be inserted between the SEP <sub>OUT</sub> pin and this pin. This pin must be tied to V <sub>DD</sub> 1 if unused.  21 CS2 Enable input Enable input for EDS data output. EDS data output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).  22 CPDT Data output EDS data output (either an n-channel open-drain or a CMOS output circuit)  23 RST Reset input System reset input. A pull-up resistor is built in (hysteresis input).	13	CV <sub>OUT</sub>	Video signal output	Composite video signal output pin
16 V <sub>DD</sub> 1 Power supply Power supply (+5 V: digital system power supply)  17 SYN <sub>IN</sub> Sync separator circuit input Video signal input to the built-in sync separator circuit  18 V <sub>SS</sub> 1 Ground Ground (digital system ground)  19 SEP <sub>OUT</sub> Composite synchronizing signal output Video signal output from the built-in sync separator circuit  20 SEP <sub>IN</sub> Vertical synchronizing signal output Inputs the vertical synchronizing signal generated by integrating the SEP <sub>OUT</sub> pin output signal. An integrating circuit must be inserted between the SEP <sub>OUT</sub> pin and this pin. This pin must be tied to V <sub>DD</sub> 1 if unused.  21 CS2 Enable input Enable input for EDS data output. EDS data output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).  22 CPDT Data output EDS data output (either an n-channel open-drain or a CMOS output circuit)  23 RST Reset input System reset input. A pull-up resistor is built in (hysteresis input).	14	NC		Must be either connected to ground or left open.
17 SYN <sub>IN</sub> Sync separator circuit input Video signal input to the built-in sync separator circuit  18 V <sub>SS</sub> 1 Ground Ground (digital system ground)  19 SEP <sub>OUT</sub> Composite synchronizing signal output Wideo signal output from the built-in sync separator circuit  20 SEP <sub>IN</sub> Vertical synchronizing signal output Inputs the vertical synchronizing signal generated by integrating the SEP <sub>OUT</sub> pin output signal. An integrating circuit must be inserted between the SEP <sub>OUT</sub> pin and this pin. This pin must be tied to V <sub>DD</sub> 1 if unused.  21 CS2 Enable input Enable input Enable input EDS data output. EDS data output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).  22 CPDT Data output EDS data output (either an n-channel open-drain or a CMOS output circuit)  23 RST Reset input System reset input. A pull-up resistor is built in (hysteresis input).	15	CVIN	Video signal input	Composite video signal input pin
18 V <sub>SS</sub> 1 Ground Ground (digital system ground)  19 SEP <sub>OUT</sub> Composite synchronizing signal output Wideo signal output from the built-in sync separator circuit  20 SEP <sub>IN</sub> Vertical synchronizing signal input Inputs the vertical synchronizing signal generated by integrating the SEP <sub>OUT</sub> pin output signal. An integrating circuit must be inserted between the SEP <sub>OUT</sub> pin and this pin. This pin must be tied to V <sub>DD</sub> 1 if unused.  21 CS2 Enable input Enable input Enable input EDS data output. EDS data output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).  22 CPDT Data output EDS data output (either an n-channel open-drain or a CMOS output circuit)  23 RST Reset input System reset input. A pull-up resistor is built in (hysteresis input).	16	V <sub>DD</sub> 1	Power supply	Power supply (+5 V: digital system power supply)
19 SEP <sub>OUT</sub> Composite synchronizing signal output Video signal output from the built-in sync separator circuit  20 SEP <sub>IN</sub> Vertical synchronizing signal input Inputs the vertical synchronizing signal generated by integrating the SEP <sub>OUT</sub> pin output signal. An integrating circuit must be inserted between the SEP <sub>OUT</sub> pin and this pin. This pin must be tied to V <sub>DD</sub> 1 if unused.  21 CS2 Enable input Enable input for EDS data output. EDS data output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).  22 CPDT Data output EDS data output (either an n-channel open-drain or a CMOS output circuit)  23 RST Reset input System reset input. A pull-up resistor is built in (hysteresis input).	17	SYN <sub>IN</sub>	Sync separator circuit input	Video signal input to the built-in sync separator circuit
SEP <sub>OUT</sub> signal output  Video signal output from the built-in sync separator circuit  Vertical synchronizing signal generated by integrating the SEP <sub>OUT</sub> pin output signal. An integrating circuit must be inserted between the SEP <sub>OUT</sub> pin and this pin. This pin must be tied to V <sub>DD</sub> 1 if unused.  Enable input  Enable input  Enable input for EDS data output. EDS data output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).  EDS data output (either an n-channel open-drain or a CMOS output circuit)  System reset input. A pull-up resistor is built in (hysteresis input).	18	V <sub>SS</sub> 1	Ground	Ground (digital system ground)
20 SEP <sub>IN</sub> Vertical synchronizing signal input  An integrating circuit must be inserted between the SEP <sub>OUT</sub> pin and this pin. This pin must be tied to V <sub>DD</sub> 1 if unused.  21 CS2 Enable input  Enable input for EDS data output. EDS data output is enabled when this input is low. A pull-up resistor is built in (hysteresis input).  22 CPDT Data output  EDS data output (either an n-channel open-drain or a CMOS output circuit)  System reset input. A pull-up resistor is built in (hysteresis input).	19	SEP <sub>OUT</sub>		Video signal output from the built-in sync separator circuit
21 CS2 Enable input resistor is built in (hysteresis input).  22 CPDT Data output EDS data output (either an n-channel open-drain or a CMOS output circuit)  23 RST Reset input System reset input. A pull-up resistor is built in (hysteresis input).	20	20 SEPIN Vertical synchronizing		
23 Reset input System reset input. A pull-up resistor is built in (hysteresis input).	21	CS2	Enable input	
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	22	CPDT	Data output	EDS data output (either an n-channel open-drain or a CMOS output circuit)
24 V <sub>DD</sub> 1 Power supply (+5 V) Power supply (+5 V: digital system power supply)	23	RST	Reset input	System reset input. A pull-up resistor is built in (hysteresis input).
	24	V <sub>DD</sub> 1	Power supply (+5 V)	Power supply (+5 V: digital system power supply)

Note: Both  $V_{DD}1$  pins must be connected to the power supply.

# **Specifications**

# Absolute Maximum Ratings at $Ta=25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	$V_{DD}1$ , $V_{DD}2$	$V_{SS} - 0.3 \text{ to } V_{SS} + 7.0$	V
Maximum input voltage	V <sub>IN</sub> max	All input pins	$V_{SS}$ – 0.3 to $V_{DD}$ + 0.3	V
Maximum output voltage	V <sub>OUT</sub> max	LN21, CPDT, SEP <sub>OUT</sub> , SYNC <sub>JDG</sub>	$V_{SS}$ – 0.3 to $V_{DD}$ + 0.3	V
Allowable power dissipation	Pd max	Ta = 25°C	350	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

### Allowable Operating Ranges at $Ta = -30 \text{ to } +70^{\circ}\text{C}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub> 1	V <sub>DD</sub> 1	4.5	5.0	5.5	V
Supply voltage	V <sub>DD</sub> 2	V <sub>DD</sub> 2	4.5	5.0	1.27 V <sub>DD</sub> 1	V
Input high level voltage	V <sub>IH</sub> 1	RST, CS1, CS2, SIN, SCLK	0.8 V <sub>DD</sub> 1		V <sub>DD</sub> 1 + 0.3	V
Input high level voltage	V <sub>IH</sub> 2	CTRL1, SEP <sub>IN</sub>	0.7 V <sub>DD</sub> 1		V <sub>DD</sub> 1 + 0.3	V
Input low level voltage	V <sub>IL</sub> 1	RST, CS1, CS2, SIN, SCLK	V <sub>SS</sub> - 0.3		0.2 V <sub>DD</sub> 1	V
input low level voltage	V <sub>IL</sub> 2	CTRL1, SEP <sub>IN</sub>	V <sub>SS</sub> - 0.3		0.3 V <sub>DD</sub> 1	V
Pull-up resistance	R <sub>PU</sub>	Applies to RST, CS1, CS2, SIN, SCLK, and the pins specified as options.	25	50	90	kΩ
Composite video input voltage	V <sub>IN</sub> 1	CV <sub>IN</sub> : V <sub>DD</sub> 1 = 5 V		2.0		Vp-p
Composite video input voltage	V <sub>IN</sub> 2	SYN <sub>IN</sub> : V <sub>DD</sub> 1 = 5 V	1.5	2.0	2.5	Vp-p
Input voltage	V <sub>IN</sub> 3		0.1		5.0	Vp-p
	f <sub>OSC</sub> 1	Xtal <sub>IN</sub> , Xtal <sub>OUT</sub> oscillator pins (2fsc: NTSC)		7.159		MHz
	f <sub>OSC</sub> 1	Xtal <sub>IN</sub> , Xtal <sub>OUT</sub> oscillator pins (4fsc: NTSC)		14.318		MHz
Oscillator frequency	f <sub>OSC</sub> 1	Xtal <sub>IN</sub> , Xtal <sub>OUT</sub> oscillator pins (2fsc: PAL-M)		7.151		MHz
	f <sub>OSC</sub> 1	Xtal <sub>IN</sub> , Xtal <sub>OUT</sub> oscillator pins (4fsc: PAL-M)		14.302		MHz
	f <sub>OSC</sub> 2	OSC <sub>IN</sub> , OSC <sub>OUT</sub> oscillator pins (LC oscillator)	5		12	MHz

Note: Extreme care must be used to prevent noise when the Xtal<sub>IN</sub> pin is used in clock input mode.

### Electrical Characteristics at Ta = -30 to $+70^{\circ}C$ , and unless otherwise specified, with $V_{DD}1 = 5~V$

Parameter	Symbol	Conditions	min	typ	max	Unit
Input off leakage current	I <sub>leak</sub> 1	CV <sub>IN</sub>			1	μA
Output off leakage current	I <sub>leak</sub> 2	CV <sub>OUT</sub>			1	μA
Output high level voltage	V <sub>OH</sub> 1	LN21, SYNC <sub>JDG</sub> , CPDT, SEP <sub>OUT</sub> : $V_{DD}1 = 4.5 \text{ V}$ , $I_{OH} = -1.0 \text{ mA}$	3.5			V
Output low level voltage	V <sub>OL</sub> 1	LN21, SYNC <sub>JDG</sub> , CPDT, SEP <sub>OUT</sub> : $V_{DD}1 = 4.5 \text{ V}$ , $I_{OL} = 1.0 \text{ mA}$			1.0	V
Input ourrent	I <sub>IH</sub>	$\overline{\text{RST}}$ , $\overline{\text{CS1}}$ , $\overline{\text{CS2}}$ , SIN, SCLK, CTRL1, SEP <sub>IN</sub> : $V_{\text{IN}} = V_{\text{DD}}1$			1	μA
Input current	I <sub>IL</sub>	CTRL1, OSC <sub>IN</sub> : V <sub>IN</sub> = V <sub>SS</sub> 1	-1			μA
Operating current drain	I <sub>DD</sub> 1	V <sub>DD</sub> 1: All outputs open, crystal: 7.159 MHz, LC: 8 MHz			30	mA
Operating current drain	I <sub>DD</sub> 2	$V_{DD}2: V_{DD}2 = 5 V$			20	mA
Synaloyal	V <sub>SN</sub>	When the sync level is 0.8 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	0.69	0.81	0.98	V
Sync level		When the sync level is 1.0 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	0.89	1.01	1.13	V
Pedestal level	.,	When the sync level is 0.8 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	1.28	1.40	1.52	V
redestal level	V <sub>PD</sub>	When the sync level is 1.0 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	1.47	1.59	1.71	V
Color burst low level	V	When the sync level is 0.8 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	0.97	1.09	1.21	V
Color burst low level	V <sub>CBL</sub>	When the sync level is 1.0 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	1.16	1.28	1.40	V
Color borot birth lovel		When the sync level is 0.8 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	1.60	1.72	1.84	V
Color burst high level	V <sub>CBH</sub>	When the sync level is 1.0 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	1.79	1.91	2.03	V
De de serve de de la contra dela contra de la contra dela contra de la contra dela contra de la contra del la co		When the sync level is 0.8 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	1.44	1.56	1.68	V
Background color low level	V <sub>RSL</sub>	When the sync level is 1.0 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	1.63	1.75	1.87	V
Declaration bight level	.,	When the sync level is 0.8 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	1.96	2.08	2.20	V
Background color high level	V <sub>RSH</sub>	When the sync level is 1.0 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	2.16	2.28	2.40	V

Continued on next page.

#### Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit
Border level 0	V <sub>BK0</sub>	When the sync level is 0.8 V, $CV_{OUT}$ : $V_{DD}1$ , $V_{DD}2 = 5$ V	1.43	1.55	1.67	V
Border level 0		When the sync level is 1.0 V, $CV_{OUT}$ : $V_{DD}1$ , $V_{DD}2 = 5$ V	1.61	1.73	1.85	V
Border level 1	V <sub>BK1</sub>	When the sync level is 0.8 V, $CV_{OUT}$ : $V_{DD}1$ , $V_{DD}2 = 5$ V	2.01	2.13	2.25	V
Border level 1		When the sync level is 1.0 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	2.18	2.30	2.42	V
Character level	V <sub>CHA</sub>	When the sync level is 0.8 V, $CV_{OUT}$ : $V_{DD}1$ , $V_{DD}2 = 5$ V	2.57	2.69	2.81	V
		When the sync level is 1.0 V, CV <sub>OUT</sub> : V <sub>DD</sub> 1, V <sub>DD</sub> 2 = 5 V	2.76	2.88	3.00	V

### Timing Characteristics at Ta = -30 to $+70^{\circ}C$ , $V_{DD}1 = 5$ V $\pm$ 0.5 V

Parameter	Symbol	Conditions	min	typ	max	Unit
OSD write (See Figure 1.)	•					
Minimum input pulse width	tw (SCLK)	SCLK	200			ns
wiii iii liulii ii iput puise wiutii	t <sub>W (CS1)</sub>	CS1 (the period when CS1 is high)	1			μs
Data setup time	t <sub>SU (CS1)</sub>	CS1	200			ns
	t <sub>SU (SIN)</sub>	SIN	200			ns
Data hold time	t <sub>h (CS1)</sub>	CS1	2			μs
	t <sub>h (SIN)</sub>	SIN	200			ns
One-word write time	t <sub>word</sub>	The time to write 8 bits of data	4.2			μs
One-word write time	t <sub>wt</sub>	The RAM data write time	1			μs
ESD read (See Figure 2 for the n-	channel open-	-drain circuit.)				
	tckcy	SCLK	2			ns
Minimum input pulse width	t <sub>CKL</sub>	SCLK	1			μs
	tckh	SCLK	1			μs
Data setup time	tick	SCLK	10			μs
Output delay time	tско	CPDT			0.5	μs

Note: Follows the OSD timing for the CMOS output circuit type.





Figure 1 OSD Serial Data Input Timing


No. 5213-4/16



Note: CPDT goes to the high-impedance state when  $\overline{\text{CS2}}$  is high.


A04438

Figure 2 EDS Serial Output Test Conditions (N-Channel Open-Drain Circuit)



Note: The  $O/\overline{E}$  signal is output from the SYNC<sub>JDG</sub> pin when SEL0 is high. LN21 outputs the even field when MOD0 is low, and both fields when MOD0 is high.


Figure 3 O/E and LN21 Output Timing



Note: When closed caption character data is extracted in NTSC-TV mode (MOD0 is high), the control microprocessor can determine whether the current field is an odd field or an even field by checking the signal level output by the SYNC<sub>JDG</sub> pin (when SEL0 is high) at the point it detects the rise of the LN21 signal.

Figure 4 LC74725/M to Decoder LSI (or Microprocessor) Caption Data Transfer Technique 1 (This is the basic usage mode for these LSIs.)

Caption data transfer to the data output buffer is synchronized with the falling edge of the pulse output from LN21. Therefore, the following software processing is required if the decoder LSI (or microprocessor) does not detect the fall of LN21.



When MOD0 is low, since the data is output to the data buffer once (during the even field) in a single frame, the decoder LSI (or microprocessor) must perform the transfer control operation at least twice per frame (about 32 ms).


When the transfer control operation is performed twice in the same frame, the second CPDT 16 bits of output data are all zeros. Therefore, the microprocessor must determine that the data for the next frame had not been transferred to the output buffer in this case.

Note: The LC74725 hardware will not transfer data to the output buffer while  $\overline{\text{CS2}}$  is low. Therefore the decoder LSI (or microprocessor) must restore  $\overline{\text{CS2}}$  from the low level to the high level after completing a data transfer control cycle.

This transfer technique (technique 2) cannot be used in NTSC-TV mode, i.e., when MOD0 is high.

Figure 5 LC74725/M to Decoder LSI (or Microprocessor) Caption Data Transfer Technique 2 (When a port to detect the fall of LN21 cannot be allocated in the decoder LSI (or Microprocessor).)

#### **System Block Diagram**



#### **Display Control Commands**

Display control commands have an 8-bit format and are transferred using the serial input function. Commands consist of a command identification code in the first byte and command data in the following bytes. The following commands are supported.

- ① COMMAND0: Display memory (VRAM) write address setup command
- 2 COMMAND1: Display character data write command
- 3 COMMAND2: Vertical display start position and vertical character size setup command
- COMMAND3: Horizontal display start position and horizontal character size setup command
- ⑤ COMMAND4: Display control setup command
- 6 COMMAND5: Display control setup command

#### **Display Control Command Table**

				First	byte							Secon	d byte			
Command	Comm	and ide	ntificatio	on code		Data			Data							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
COMMAND0 Set write address	1	0	0	0	V3	V2	V1	V0	0	0	0	H4	НЗ	H2	H1	Н0
COMMAND1 Write character	1	0	0	1	0	0	0	0	at	0	c5	c4	c3	c2	с1	c0
COMMAND2 Set vertical display start position and vertical character size	1	0	1	0	0	VS 20	0	VS 10	0	FS	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0
COMMAND3 Set horizontal display start position and horizontal character size	1	0	1	1	EGP	HS 20	0	HS 10	0	LC	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0
COMMAND4 Display control	1	1	0	0	TST MOD	RAM ERS	OSC STP	SYS RST	0	EGL	NON	EG	BK 1	BK 0	RV	DSP ON
COMMAND5 Synchronizing signal control	1	1	0	1	BCL	PH	RSN	INT	0	0	0	MUT	MOD 0	CTL 3	CTL 2	SEL 0

Once written, the command identification code in the first byte is stored until the next first byte is written. However, when the display character data write command (COMMAND1) is written, the LC74725/M locks into the display character data write mode, and another first byte cannot be written.

When a high level is input to the  $\overline{\text{CS}}$  pin, the LC74725/M is set to COMMAND0 (display memory write address setup mode).

#### ① COMMAND0 (Display memory write address setup command)

#### First byte

DAO to DA7   Degister name			Register content	N .
DA0 to DA7	Register name	State	Function	Note
7	_	1		
6	_	0	Command 0 identification code	
5	_	0	Set the display memory write address.	
4	_	0		
3	V3	0		
3	V3	1		
2	V2	0		
2	VZ	1	Display mamory row address (0 to 0 havedesimal)	
1	V1	0	Display memory row address (0 to 9 hexadecimal)	
0	V I	1		
	V0	0		
	VU	1		

# Second byte

D404 D47   D 14			Register content	
DA0 to DA7	Register name	State	Function	Note
7	_	0	Second byte identification bit	
6	_	0		
5	_	0		
4	H4	0		
4	114	1		
3	НЗ	0		
3		1		
2	H2	0	Display memory column address (0 to 17 hexadecimal)	
2	112	1	Display memory column address (0 to 17 nexadecimal)	
1	H1	0		
'	111	1		
0	H0	0		
0		1		

# ② COMMAND1 (Display character data write setup command)

# First byte

B404 B45	5		Register content			
DA0 to DA7	Register name	State	Function	Note		
7	_	1		When this command is input, the		
6	_	0	Command 1 identification code	LC74725/M locks into the display		
5	_	0	Set up display character data write.	character data write mode until the CS1		
4	_	1		pin goes high.		
3	_	0				
2	_	0				
1	_	0				
0	_	0				

# Second byte

			Register content					
DA0 to DA7	Register name	State	Function	Note				
7		0	Character attribute off					
,	at	1	Character attribute on					
6	_	0						
5	o.F	0						
5	5   C5	c5 1						
4	c4 c3	0						
4		04	04	1				
3		с3	c3	c3	с3	0		
3						1	Character code (00 to 3F hexadecimal)	
2	c2	0	Character code (00 to 31 Hexadecimal)					
2	02	1						
1	c1	0						
1	CI	1						
0	с0			0				
3		1						

# ③ COMMAND2 (Vertical display start position and vertical character size setup command)

#### First byte

DAG 1 DA 7	Register name	Register content			
DA0 to DA7	Register name	State	Function	Note	
7	_	1			
6	_	0	Command 2 identification code		
5	_	1	Set the vertical display start position and vertical character size.		
4	_	0			
3	_	0			
2	1/000	VS20	0	1H per dot	Second line vertical character size
2	V 320	1	2H per dot	Second line vertical character size	
1	_	0			
0	VS10	0	1H per dot	First line vertical character size	
	V510	1	2H per dot	i iist iiile verticai character size	

### Second byte

DA04- DA7	Desistance		Register content	Note
DA0 to DA7 Register name		State	Function	Note
7	_	0	Second byte identification bit	
	F0	0	Crystal oscillator frequency: 2fsc	
6	FS	1	Crystal oscillator frequency: 4fsc	
_	VP5	0	If VS is the vertical display start position then:	
5	(MSB)	1	$VS = H \times (2\sum_{n=0}^{\infty} 2^{n}VP_{n})$	
	1/54	0	n = 0 H: the horizontal synchronization pulse period	
4	VP4	1	HSYNC	
2	VDO	0	] , 나	
3	VP3	1	vs	The vertical display start position is set
2	VP2	0		by the 6 bits VP0 to VP5. The weight of bit 1 is 2H.
2	VP2	1	19	
1	VP1	0	UN HS	
'	VPI	1	Character display area	
0	VP0	0		
	(LSB)	1	A04444	

# ① COMMAND3 (Horizontal display start position and horizontal character size setup command)

# First byte

DA0 to DA7 Register name		Register content		N .		
		State	Function	Note		
7	_	1				
6	_	0	Command 3 identification code Set the horizontal display start position and horizontal character size.			
5	_	1				
4	_	1				
2	3 EGP	0	Correction: off	Border specification when the horizontal double character size is used		
3		1	Correction: on			
2	2 HS20		11630	0	1 Tc per dot	Second line horizontal character size
2			2 Tc per dot	Second line nonzontal character size		
1	_	0				
0	HS10	0	1 Tc per dot	First line horizontal character size		
	пото	1	2 Tc per dot	-iist iine nonzontai character size		

# Second byte

	DAO to DAZ   Decister name		Register content	Note	
DA0 to DA7 Register name		State	Function		
7	_	0	Second byte identification bit		
6	LC	0	An LC oscillator is used for the dot clock.	Selects the dot clock used in horizontal	
8	LC	1	A crystal oscillator is used for the dot clock.	character display.	
5	HP5	0			
3	(MSB)	1			
4	HP4	0			
4	4   NP4	1	If HS is the horizontal start position then: $HS = Tc \times (2\sum_{n=0}^{5} 2^{n}HP_{n})$	The horizontal display start position is set by the 6 bits HP0 to HP5.	
2	3 HP3	0			
3		1			
2	2 HP2		Tc: Period of the oscillator connected to OSCIN/OSCOUT in	The weight of bit 1 is 2Tc.	
2			operating mode.		
1	1 HP1	0			
	TIFT	1			
0	HP0	0			
	(LSB)	1			

# © COMMAND4 (Display control setup command)

# First byte

DA0 to DA7 Register name		Register content				
		State	Function	Note		
7	_	1				
6	— 1 — 0 — 0		Command 4 identification code			
5			Display control setup			
4						
2	3 TSTMOD	0	Normal operating mode	This bit must be zero.		
3		1	Test mode	This bit must be zero.		
2	2 RAMERS	DAMEDO	DAMEDO	DAMEDS 0		The RAM erase operation requires about
2		1	Erase display RAM (set to 3F hexadecimal)	500 μs (It is executed in the DSPOFF state.)		
1	1 OSCSTP	0	0	Do not stop the crystal oscillator and LC oscillator circuits.	Valid when character display is off in	
'		1	Stop the crystal oscillator and LC oscillator circuits.	external synchronization mode.		
0	0 SYSRST	CVCDCT	0		Reset occurs when the CS1 pin is low, and	
		1	Reset all registers and turn the display off.	the reset is cleared when CS1 goes high.		

# Second byte

DA0 to DA7 Register name		Register content				
		State	Function	Note		
7	_	0	Second byte identification bit			
6		0	Border level 0 (V <sub>BK0</sub> )	Switches the border level		
6	EGL	1	Border level 1 (V <sub>BK1</sub> )	Switches the border level		
5	NON	0	Interlaced (262.5H per field)	Switches between interlaced and		
5	NON	1	Noninterlaced (263H per field)	noninterlaced		
4	4 EG	F0	F0	0	Border off	
4		1	Border on			
2	3 BK1	0	Blinking period: about 0.5 s	Switches the blinking period.		
3		1	Blinking period: about 1.0 s	Switches the billiking period.		
2	2 BK0	0	Blinking off	When blinking is specified for reversed characters, the blinking will be between		
2		2 BKU	2 BKU	1	Blinking on	normal character and reversed character display.
4	1 RV	0	Reverse (character reversing) off			
	I KV		Reverse (character reversing) on			
0	DODON	0	Character display off			
U	0 DSPON		Character display on			

# © COMMAND5 (Display control setup command)

### First byte

DA0 to DA7 Register name		Register content				
		State	Function	Note		
7	_	1				
6	_	1	Command 5 identification code			
5	_	0	Synchronizing signal control settings			
4	_	1				
2	3 BCL	0	Background color present	Only valid in internal synchronization		
3		1	No background color (only the background level is set)	mode		
	S.I.	0	Green background	Background color switching (Only valid in NTSC mode) (In PAL-M mode, only blue is available at the background color.)		
2	2 PH	1	Blue background			
				0	External synchronizing signal detection control: Off	External synchronizing signal detection control. Determines when the signal goes
1 RSN	RSN	1	External synchronizing signal detection control: On	from detected to undetected, and from undetected to detected.		
0	INIT	INIT	0 External synchronization	External synchronization	Switches between external and internal	
U INT	INT 1		Internal synchronization	synchronization		

# Second byte


DA0 to DA7 Register name		Register content		N.	
		State	Function	Note	
7	_	0	Second byte identification bit		
6	_	0			
5	_	0			
4	MUT	0	Normal output	Contract of CV	
4	MUT 1	CV <sub>IN</sub> is cut and CV <sub>OUT</sub> is fixed at the pedestal level.	Switches CV <sub>OUT</sub> .		
2	3 MOD0	0	Even field line 21 data extraction (VCR)	Switches line 21 data extraction	
3		1	Both even and odd field line 21 data extraction (NTSC-TV)	operation.	
2	CTL3	0	Internal V separation used.	Switch as Managetian usage	
2	CILS	1	Internal V separation not used.	Switches V separation usage.	
4	1 CTL2	OTI O	0	NTSC	Switches between generation of NTSC
l		1	PAL-M	and PAL-M signals.	
0	0 SEL0	051.0	0	External synchronizing signal detection output signal	Switch as SVNC (nin 24) switner
U		SELU 1		O/E signal	Switches SYNC <sub>JDG</sub> (pin 21) output.

Note: The register states are all set to zero when the LC74725/M is reset with the  $\overline{\text{RST}}$  pin.


#### **Display Screen Structure**

The display consists of 10 lines of 24 characters each and thus up to 240 characters can be displayed. Enlarging the size of the characters reduces the number of characters that can be displayed to under 240 characters. Display memory addresses are specified as row (0 to 9 decimal) and column (0 to 23 decimal) addresses.

#### **Display Screen Structure (display memory addresses)**



### Composite Video Signal Output Level (internally generated level)




CV<sub>OUT</sub> Output Level Waveform (V<sub>DD</sub>2 = 5.00 V)

Output level	Output voltage ① [V]	Output voltage @ [V]
V <sub>CHA</sub> : Character	2.69	2.88
V <sub>RSH</sub> : Background color high	2.08	2.28
V <sub>CBH</sub> : Color burst high	1.72	1.91
V <sub>RSL</sub> : Background color low	1.56	1.75
V <sub>BK1</sub> : Border	2.13	2.30
V <sub>BK0</sub> : Border	1.55	1.73
V <sub>PD</sub> : Pedestal	1.40	1.59
V <sub>CBL</sub> : Color burst low	1.09	1.28
V <sub>SN</sub> : Sync	0.81	1.01

V<sub>DD</sub>2 = 5.00 V


# Application Circuit Examples (Connected to a Y/C1 chip)

#### 1. External system clock input



Note: Values listed are reference values.

#### 2. Crystal oscillator clock generation



Note: Values listed are reference values.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.