LC74711



Controller LSI for On-screen Displays

Preliminary

Overview

The LC74711 is a CMOS LSI for applications involving microcomputer control of on-screen character and graphics displays. Built-in character ROM supplies 128 alphanumerics and each character is generated in a 12 by 18 pixel format. The display is capable of supporting a maximum of 288 characters within a 24 characters by 12 line array.

Functions and Applications


- (1) Screen construction: 24 characters X 12 lines
- (2) Number of characters displayed: Maximum 288 characters capacity
- (3) Display control ROM (line ROM):64 lines (line unit control: 24 character construction)
- (4) Display RAM: 176 characters (supporting extended character selection)
- (5) Character construction: 12 (horizontal) X 18 (vertical) pixels
- (6) Character set: 128 types of characters
- (7) Character size:4 horizontal types and 4 vertical types
- (8) Display starting position: 64 types horizontally and 64 types vertically
- (9) Blinking: Character units
- (10) Blinking types: 2 types with approximate 1.0 s and 0.5 s cycles and 3-type selection for 25%, 50% and 75% duty
- (11) Blanking: Font complete blanking (12 X 18 pixels)

- (12) Background color: 8 background tints (during internal synchronizing operation: 4 fsc when using crystal oscillator)
- (13) External control input: Serial data input
- (14) Synchronizing signal: Internal synchronizing, supports external synchronizing changeover
- (15) Built-in synchronizing separator circuit
- (16) Video output: NTSC system composite video output
- (17) Superimpose: Characters superimposed over composite video output
- (18) Package: DIP-22S

Package Dimensions

unit : mm

3059-DIP22S



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Absolute Maximum Ratings

Item	Symbol	Conditions/Pins	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD1} , V _{DD2}	V _{SS} -0.3 to V _{SS} +7.0	V
Maximum input voltage	V _{IN} max	All input pins	V _{SS} -0.3 to V _{DD} +0.3	V
Maximum output voltage	V _{OUT} max		V _{SS} -0.3 to V _{DD} +0.3	V
Allowable power dissipation	Pd max	Ta = 25°C	300	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Allowable Operating Ranges at $Ta=-30 \ to \ +70^{\circ}C$

	0 1 1			Ratings		
Item	Symbol	Conditions/Pins	min	typ	max	Unit
Supply voltage	V _{DD1}	V _{DD1} pin	4.5	5.0	5.5	V
Supply voltage	V _{DD2}	V _{DD2} pin	4.5	5.0	1.27V _{DD1}	V
Input "H" level voltage	V _{IH}	\overline{CS} , SIN, \overline{RST} , SCLK, SEPIN pin	0.8V _{DD1}		V _{DD1} +0.3	V
Input "L" level voltage	V _{IL}	\overline{CS} , SIN, \overline{RST} , SCLK, SEPIN pin	V _{SS} -0.3		0.2V _{DD1}	V
Composite video input voltage	V _{IN1}	CV _{IN} pin		2V _{P-P}		
Composite video input voltage	V _{IN2}	SYNI pin		2V _{P-P}	2.5V _{P-P}	V
	F _{OSC1}	Xtal oscillation pin (2 fsc)		7.159		MHz
Oscillation frequency	F _{OSC2}	Xtal oscillation pin (4 fsc)		14.318		MHz
	F _{OSC3}	LC oscillation pin (when using LC oscillation)	5	7	10	MHz


Electrical Characteristics at Ta = –30 to +70 $^\circ C,$ default of V_{DD1} = 5 V


ltere	Cumphiel	Dine	Conditions		Ratings	;	Linit
Item	Symbol	Pins	Conditions	min	typ	max	Unit
Output off leak current	I _{leak}	CV OUT pin				10	μA
Output "H" level voltage	V _{OH1}	SEP OUT pin	$V_{DD1} = 4.5V, I_{OH} = -1.0mA$	3.5			V
Output "L" level voltage	V _{OL1}	SEP OUT pin	V _{DD1} = 4.5V, I _{OL} = 1.0mA			1.0	V
Input current	I _{IH}	CS, SIN, RST, SCLK, SEPIN pin	$V_{IN} = V_{DD1}$			1	μΑ
	I	OSCIN pin	$V_{IN} = V_{SS}$	-1			μA
Current consumption during operation	I _{DD1}	V _{DD1} pin	All output are OPEN Xtal = 14.318MHz, LC = 7MHz			10	mA
	I _{DD2}	V _{DD2} pin	$V_{DD2} = 5.0V$			15	mA

Timing Characteristics at Ta = –30 to +70 $^{\circ}C,$ V_{DD1} = 5 ±0.5 V


ltere	C: mah al	Conditions/Dine		Ratings		Linit
Item	Symbol	Conditions/Pins	min	typ	max	Unit
Input minimum pulse width	t _w (SCLK)	SCLK pin	200			ns
Input minimum pulse width	t _w (CS)	$\overline{\text{CS}}$ pin (with $\overline{\text{CS}}$ set to "H" period)	1			μs
Data active times	t _{su} (CS)	CS pin	200			ns
Data setup time	t _{su} (SIN)	SIN pin	200			ns
Data hold time	t _h (CS)	CS pin	2			μs
Data noid time	t _h (SIN)	SIN pin	200			ns
Single word and write time	t _{word}	16-bit write time	10			μs
Single word and write time	t _{wt}	RAM data write time	1			μs

Serial Data Input Timing






Pin Assignment



Pin Functions

Pin No.	Pin Symbol	Pin name	Functions
1	V _{SS1}	Ground pin	Pin for connecting to ground (GND) (grounding pin for digital system).
2	Xtal IN	Xtal oscillation pin	Pin for connecting to capacitor or crystal of crystal oscillator for internal
3	Xtal OUT		synchronizing signal oscillation applications.
4	TEST	Test output pin	Pin for test data output.
5	RST	Reset input pin	Pin for system reset input (hysteresis input).
6	SCLK	Clock input pin	Pin for clock input using serial data input (hysteresis input).
7	SIN	Data input pin	Pin for serial data input (hysteresis input). Input in 16-bit units.
8	cs	Enable input pin	Pin for enable input for serial data processing (hysteresis input). "L" serial data input switches to enable.
9	LVBK	Blanking level adjustment input pin	Pin for level input for blanking level adjusting.
10	LVCHA	Character level adjustment input pin	Pin for level input for character level adjusting.
11	V _{DD2}	Supply pin	Pin for power supply for adjusting signal level of composite video (power supply for analog system).
12	CV OUT	Video signal output pin	Pin for composite video signal output.
13	NC		Non connection.
14	CV IN	Video signal input pin	Pin for composite video signal input.
15	V _{DD1}	Power supply pin	Pin for power supply (+5V).
16	SYNI	Synchronizing separator circuit input pin	Pin for input of separator circuit composite synchronizing signal.
17	SEPC	Synchronizing separator circuit adjustment pin	Pin for adjusting synchronizing separator circuit (connecting capacitor).
18	SEP OUT	Composite synchronizing signal output pin	Pin for output of composite synchronizing signal for synchronizing separator circuit.
19	SEP IN	Vertical synchronizing signal input pin	Pin for input of vertical synchronizing signal and integrating output signal of SEP OUT pin. Applied when connecting an integrating circuit to the SEP OUT pin.
20	OSC OUT		Pin for connecting a capacitor or oscillator coil for pixel clock generation and
21	OSC IN	LC oscillation pin	character output applications.
22	V _{DD1}	Power supply pin (+5V)	Pin for power supply (+5V).



System Block Diagram

Screen Construction

Display mode supports 24 characters and 12 lines.

Maximum number of displayed characters is 288 characters.

When character size is enlarged, the maximum number of characters displayed is reduced to less than 288 characters. Display line ROM (12-line setting) or display RAM (176 characters).

• Displays using line ROM specify the fixed character set.

• Extended character set are available using display RAM and program setting of characters.

	←											— cha	24 racters											
Î	00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23
	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71
	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119
	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143
12 lines	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167
	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191
	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215
	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239
	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263
	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287

Memory Construction (display RAM and control RAM)

Memory addresses and data 16-bit processing.

Addresses 0 (000 $_{\rm HEX})$ to 175 (OAF $_{\rm HEX})$ are reserved for display memory (RAM) data.

Addresses 176 (0B0 $_{\rm HEX})$ to 191 (0BF $_{\rm HEX})$ are reserved for display control register data.

bit Address	DA F	DA E	DA D	DA C	DA B	DA A	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA O	Notes
000 (000h)	0	0	0	0	0	0	0	0	BLANK	C ₆	C5	C4	Сз	C2	C1	Co	
									Blinking			Ch	aracte	r code			Display RAM
175 (0 A F h)	0	0	0	0	0	0	0	0	BLANK	C ₆	C5	C4	Сз	C2	C1	Co	
176 (0B0h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of first line
177 (0B1h)	0	0	0	0	σ	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of second line
178 (0B2h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of third line
179 (083h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of fourth line
180 (0B4h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of fifth line
181 (0B5h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of sixth line
182 (0B6h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of seventh line
183 (0B7h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of eighth line
184 (0B8h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of ninth line
185 (0B9h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of tenth line
186 (0BAh)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of eleventh line
187 (0BBh)	0	0	0	0	0	ADRA	ADR9	ADR8		ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of twelfth line
188 (0BCh)	0	0	0	0	HSZ 31	HSZ 30	HSZ 21	HSZ 20	HSZ 11	HSZ 10	HP5	HP4	НР3	HP2	HP1	HP0	Horizontal display position Horizontal character size
189 (0BDh)	0	0	0	0	VSZ 31	VSZ 30	VSZ 21	VSZ 20	VSZ 11	VSZ 10	VP5	VP4	VP3	VP2	VP1		Vertical display position Vertical character size
190 (0BEh)	0	0	0	0	NON	LC XTAL	2fsc 4fsc	0SC STP	DSP ON	-	SYS RST		-	PHASE 2	PHASE 1	PHASE 0	Video signal and other
191 (0BFh)	0	0	0	0	TST MOD		_	BLK 1	BLK 0		BLINK 2	BLINK 1	BLINK	ΕX	CBOFF	BCOL.	Control register

(1) Address 188 (0 BC_{HEX})

DA	Register			Notes		
0 to C	Name	Setting		Function		Notes
0	HP0	0	When the horizontal disp	play starting position	on is set to HS,	Horizontal display starting
0	(LSB)	1	$HS = Tc x (4\sum^{5} 2^{n}HPn)$		position sets using 6-bit	
1		0	n = 0	ation avala of Of		found at HP5 to HP0. Single bit significance is 4T _C .
1	HP1	1	T _c : represents oscill oscillator during o		SC IN and OUT	bit significance is 41 c.
2		0		peration		
2	HP2	1				
0		0				
3	HP3	1				
		0				
4	HP4	1				
5	HP5	0				
5	(MSB)	1				
6	HSZ10	0	HSZ10	0	1	First line horizontal character
	10210	1	HSZ11	1T _C /1 dot	2T _C /1 dot	size.
7	HSZ11	0	1	3T _C /1 dot	$4T_{c}/1 \text{ dot}$	
	10211	1		01C/1 001	410/1000	
8	HSZ20	0	HSZ20	0	1	Second line horizontal character
		1	HSZ21	1T _C /1 dot	2T _c /1 dot	size.
9	HSZ21	0	1	3T _C /1 dot	$4T_{C}/1 \text{ dot}$	
		1		016/1001	410/100	
A	HSZ30	0	HSZ31	0	1	Lines 3 to 12 horizontal
L		1	0	1T _C /1 dot	2T _C /1 dot	character sizes.
в	HSZ31	0	1	3T _C /1 dot	4T _c /1 dot	
		1				
С	_	0				
-		1		··· .		

Note: * When reset using the \overline{RST} pin, all registers are set to 0 (zero).

(2) Address 189 (0 BD_{HEX})

DA	Register			Contents		Notes
0 to C	Name	Setting		Function		Notes
0	VP0	0	When the vertical displa	y starting position i	is set to VS,	Vertical display starting
0	(LSB)	1	$VS = H \times (4\sum^{5} 2^{n} VPn)$			position sets using 6-bit
		0	n = 0 H: represents horizontal	l evochronizing pul		found at VP5 to VP0. Single bit significance is 4H.
1	VP1	1	Thepresents nonzonta	HSYNC		
2	VP2	0				
2		1		vs		
3	VP3	0		vs		
3	VP3	1	ASYNC			
4	VP4	0		S Ohana atau dia		
4	VF4	1		Character dis	biay range	
5	VP5	0				
	(MSB)	1				
6	VSZ10	0	VSZ11 VSZ10	0	1	First line vertical character
		1	0	1H/1 dot	2H/1 dot	size.
7	VSZ11	0	1	3H/1 dot	4H/1 dot	
		1			II	
8	VSZ20	0	VSZ21 VSZ20	0	1	Second line vertical character
		1	0	1H/1 dot	2H/1 dot	size.
9	VSZ21	0	1	3H/1 dot	4H/1 dot	
A	VSZ30	0	VSZ31 VSZ30	0	1	Lines 3 to 12 vertical character
		1	0	1H/1 dot	2H/1 dot	sizes.
В	VSZ31	0		3H/1 dot	4H/1 dot	
	-	1			1	
С		0				
		1				

Note: * When reset using the \overline{RST} pin, all registers are set to 0 (zero).

(3) Address 190 (0 BE_{HEX})

DA	Register		Contents	Notes
0 to C	Name	Setting	Function	
0	PHASE0	0	PHASE2 PHASE1 PHASE0 Background tint	Background tint
0	FRASEU	1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Background color phase responding
		0	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	to color burst.
1	PHASE1	1	0 1 In-phase 1 0 0 π/4	
		0	$1 0 1 3\pi/4$	
2	PHASE2		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
		1		
3	_	0		-
		1		
4	_	0		
		1		
5	SYSRST	0		CS pin resets for "L" and cancels
		1	All registers reset and display set to off	reset using "H".
6		0		
0	_	1		
7	DSPON	0	Character display off	
'	DSFON	1	Character display on	
8	OSCSTP	0	Crystal oscillator circuit and LC oscillator circuit is not stopped	External synchronizing mode enabled
0	030317	1	Crystal oscillator circuit and LC oscillator circuit is stopped	only when character display is off.
	2fsc	0	Clock frequency 2 fsc	Crystal oscillator circuit oscillation
9	/4fsc	1	Clock frequency 4 fsc	frequency.
	LC	0	Using LC oscillation for pixel clock	When the LC oscillation circuit is not
A	/XTAL	1	Using crystal oscillation for pixel clock	used, OSC IN pin is fixed at V_{DD} .
Р		0	Interlaced (312.5 H/1 field)	Changeover is permitted between
В	/NON	1	Non-interlaced (313 H/1 field)	interlace and non-interlaced displays.
с		0		
	_	1		

Note: * When reset using the $\overline{\text{RST}}$ pin, all registers are set to 0 (zero).

(4) Address 191 (0BF_{HEX})

DA	Register		Contents	Notes
0 to C	Name	Setting	Function	
0	BCOL	0	With background tint (only enabled with internal synchronizing)	
	DOOL	1	No background tint (background level setting only)	
1	CBOFF	0	Burst signal always output	
	00011	1	When BCOL is set to "H", burst signal also does not output	
2	EX	0	External synchronizing	HSYNC and VSYNC signal changeover to
		1	Internal synchronizing	external or internal supported.
3	BLINKO	0	BLINKO	Blinking duty comparative variability.
		1	BLINKO 0 1 BLINK1	
4	BLINK1	0	0 Blinking off 25% duty	
	DEININ	1	1 50% duty 75% duty	
5	BLINK2	0	Blinking cycle approximately 0.5 s	Variable blinking cycle.
		1	Blinking cycle approximately 1 s	
6	_	0		
		1		
7	BLK0	0	ВЬКО 0 1	Variable blanking size.
		1	BLK1	
8	BLK1	0	0 Blanking off Character size 1 Trimming size Total overall size	
		1		
9	_	0		
		1		
A		0		-
		1		
В	TSTMOD	0	Normal operation mode	Fixes to zero (0) condition.
		1	Test operation mode	
с	_	0		-
		1		

Note: * When reset using the \overline{RST} pin, all registers are set to 0 (zero).

Memory Construction (Display Line ROM)

Memory addresses are arrayed within 0 (000 $_{\rm HEX}$) to 1535 (5FF $_{\rm HEX}$) and have an 8-bit data construction.

bit Address	DA F	DA E	DA D	DA C	DA B	DA A	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA O	Notes
0000 (000h)	0	0	0	0	0	0	0	0	ROM RAM	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character and first line.
0023 (017h)	0	0	0	о	0	0	0	0	ROM	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for twenty-fourth character and first line.
0024 (018h)	0	0	0	0	0	ο	0	0	ROM RAM	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character and second line.
									ROM			Char	acter o	code			
1535 (5FFh)	0	0	0	0	0	0	0	0	ROM RAM	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for twenty-fourth character and sixty-fourth line.

DA	Register	Contents		Notes
0 to 8	Name	Setting	Function	Notes
0	ADR0	0	Character ROM address setting	
		1	When display control RAM is specified, DA7 equals "1" and	
1	ADR1	0	ADR0 to ADR6 are set to "0"	
		1	Character ROM address setting range is 0 to 127 (7F $_{\mbox{HEX}})$	
2	ADR2	0		
		1		
3	ADR3	0		
		1		
4	ADR4	0		
		1		
5	ADR5	0		
		1		
6	ADR6	0		
		1		
7	ROM/ RAM	0	Character ROM is accessed and read directly	
		1	Character ROM is accessed and read through display RAM	

Line Address Table for Display Line ROM

Line	Address	Line	Address
1 line	00HEX (0000)	33 line	300HEX (0768)
2 line	18HEX (0024)	34 line	318 _{HEX} (0792)
3 line	30HEX (0048)	35 line	330 _{HEX} (0816)
4 line	48 _{HEX} (0072)	36 line	348 _{HEX} (0840)
5 line	60HEX (0096)	37 line	360HEX (0864)
6 line	78HEX (0120)	38 line	378HEX (0888)
7 line	90 _{HEX} (0144)	39 line	390 _{HEX} (0912)
8 line	A8HEX (0168)	40 line	3A8HEX (0936)
9 line	СОнех (0192)	41 line	3C0HEX (0960)
10 line	D8HEX (0216)	42 line	3D8HEX (0984)
11 line	F0HEX (0240)	43 line	3F0 _{HEX} (1008)
12 line	108HEX (0264)	44 line	408 _{HEX} (1032)
13 line	120HEX (0288)	45 line	420 _{HEX} (1056)
14 line	138HEX (0312)	46 line	438 _{HEX} (1080)
15 line	150нех (0336)	47 line	450 _{HEX} (1104)
16 line	168HEX (0360)	48 line	468HEX (1128)
17 line	180HEX (0384)	49 line	480HEX (1152)
18 line	198HEX (0408)	50 line	498 _{HEX} (1176)
19 line	1 B OHEX (0432)	51 line	4 B 0 HEX (1200)
20 line	1C8HEX (0456)	52 line	4 C 8 HEX (1224)
21 line	1 Ė 0 _{HEX} (0480)	53 line	4 E 0 HEX (1248)
22 line	1 F 8 HEX (0504)	54 line	4F8HEX (1272)
23 line	210HEX (0528)	55 line	510 _{HEX} (1296)
24 line	228HEX (0552)	56 line	528HEX (1320)
25 line	240HEX (0576)	57 line	540 _{HEX} (1344)
26 line	258 _{HEX} (0600)	58 line	558HEX (1368)
27 line	270 _{HEX} (0624)	59 line	570 _{HEX} (1392)
28 line	288 _{HEX} (0648)	60 line	588 _{HEX} (1416)
29 line	2A0HEX (0672)	61 line	5 A O HEX (1440)
30 line	2 B 8 HEX (0696)	62 line	5B8 _{HEX} (1464)
31 line	2D0HEX (0720)	63 line	5D0HEX (1488)
32 line	2 E 8 HEX (0744)	64 line	5E8 _{HEX} (1512)

Screen Construction (Sample Display)


Setting of 12-line display using display line ROM (64 lines).

Within line ROM, setting of extended characters is made available through display control RAM.

Display control RAM addresses are automatically allocated to display array from 0 to 175 (AF $_{\rm HEX}).$

(thick line) indicates character setting using display control RAM.

(thin line) indicates character setting using line ROM.




Input Timing of External Control Data

Input format is set at 16-bit, serial input for address and data input.


Address and Data Serial Input Address Input with 16-bit C

- Address Input with 16-bit Construction Lower 8 bits are reserved for address assignments while the upper 8 bits are fixed to "0".
- ② Data Input with 16-bit Construction
 - Lower 8 bits having addresses 000 $_{\rm HEX}$ through 0AF $_{\rm HEX}$ are reserved for data assignments while the upper 8 bits are fixed to "0".
 - Lower 11 bits having addresses 0B0 $_{\rm HEX}$ through 0BB $_{\rm HEX}$ are reserved for data assignments while the upper 5 bits are fixed to "0".
 - Lower 12 bits having addresses 0BC $_{\text{HEX}}$ through 0BF $_{\text{HEX}}$ are reserved for data assignments while the upper 4 bits are fixed to "0".
- ③ Data Input Format

After the onset of $\overline{\text{CS}}$, the first 16 bits are processed as address information, and thereafter information is processed as data in 16-bit units. Addresses are automatically allocated in 16-bit increments.







Output Louis	O_{1}
Output Level	Output Voltage (V _{DC})
Character level	2.650
Background color "H" level	2.075
Burst "L" level	1.700
Background color "L" level	1.500
Trimming level	1.500
Pedestal level	1.375
Burst "L" level	1.050
Synchronization chip level	0.800

 $V_{\rm DD2} = 5.000 V_{\rm DC}$

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1999. Specifications and information herein are subject to change without notice.