

LC7441N, 7441NE

Picture-in-picture Controller for TVs and VCRs

Preliminary

Overview

The LC7441N, 7441NE are picture-in picture (PIP) system controller ICs for use in NTSC, PAL or multi-system (both NTSC and PAL) TVs and VCRs. The LC7441 PIP system configuration requires discrete LC7480 A/D converter and memory ICs.

The LC7441 system controller IC provides nested-picture main-screen/sub-screen video signal control. Single or multiple (2) sub-screens occupying 11.11% (one-third height, one-third width) of the main-screen can be constructed and controlled. Features include still/active display, white/color frame, fixed/variable (screen) positioning, and wipe function for gradual sub-screen display and erasure. Sub-screen horizontal resolution is achieved by 248 6-bit, 64-level samples.

The LC7441 construction includes A/D interface, vertical(VERT) filter, memory controller, odd-field decision circuits, read/write PLLs and D/A converters.

The LC7441 operates from a 5 V supply and is available in 64-pin DIPs and 64-pin QIPs.

Features

- NTSC, PAL and multi-system compatibility.
- TV and VCR signals.
- Forms component-based PIP controller system.
- One or two (nested) sub-screens occupying 11.11% of main-screen.
- Still and active video display control.
- White and colored screen frames.
- Fixed and variable screen positioning.
- Gradual sub-screen display and erasure (wipe) function.
- A/D interface, vertical (VERT) filter, memory controller.
- Three D/A converters.
- 5 V supply.
- 64-pin DIP and 64-pin QIP.

Package Dimensions

unit:mm



unit:mm

3159-QIP64E



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Pin Assignments



Top view

Block Diagram



PIP System Diagram



Pin Functions

Number		Name	Equivalent circuit	Function	
QIP	DIP	Nume		T difetion	
1	9	TV/VCR		TV/VCR select, CMOS input	
2	10	NTSC/PAL		NTSC/PAL select, CMOS input	
3	11	DT			
4	12	WE			
5	13	RAS		Dual-port memory control outputs	
6	14	CAS			
7	15	SC			

Continued on next page.

Continued from preceding page.							
Nur	nber	Nomo		Function			
QIP	DIP	Name	Equivalent circuit	Function			
8	16	SODI3					
9	17	SODI2		4-bit, dual-port memory serial output data, TTL			
10	18	SODI1		inputs			
11	19	SODI0	l I i				
12	20	WDO3					
13	21	WDO2					
14	22	WDO1		4-bit, dual-port memory input data output lines			
15	23	WDO0					
16	24	A7					
17	25	A6					
18	26	A5	1				
19	27	A4		2 bit duel part memory address output lines			
20	28	Δ3	↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	The msb is A7, and the lsb, A0			
20	20	Δ2					
21	30	<u>A1</u>	1				
22	30	A1 40					
23	30			C M. Complexity and a			
24	32	DVDD		5 V digital supply			
25	33	DVSS		Digital ground			
26	34	AD5					
2/	35	AD4					
28	36	AD3	∳ ─── ▷ >	6-bit, sampled digital data TTL inputs			
29	37	AD2					
30	38	AD1	•				
31	39	AD0					
32	40	YSW	4	A/D interface Y-select output			
33	41	RSW		A/D interface R - Y select output			
34	42	BSW		A/D interface B - Y select output			
35	43	ADCLK		Sampling-clock output			
36	44	CLAMPAD		A/D conversion clamp pulse output			
37	45	KH		Sub-screen horizontal sync input			
38	46	κv		Sub-screen vertical sync, Schmitt-trigger input			
39	47	ОН		Main-screen horizontal sync input			
40	48	ov		Main-screen vertical sync, Schmitt-trigger input			
41	49	PLLOH		Read-PLL horizontal sync signal select, CMOS input			
42	50	SBY		Active-LOW standby mode set, CMOS input			
43	51	WK		Sub-screen frame ON/OFF select, CMOS input			
44	52	KDIS	Ī	Sub-screen display ON/OFF select, CMOS input			

Continued on next page.

Continued from preceding page.

Nun	nber			
QIP	DIP	Name	Equivalent circuit	Function
45	53	SDE/STL		Serial data enable and still picture select, CMOS input
46	54	SER/PIN		Serial data and pin data select, CMOS input
47	55	SD/FHP		Serial data and sub-screen horizontal position select, CMOS input
48	56	SCK/FVP	•	Serial data clock and sub-screen vertical position select, CMOS input
49	57	WAKU		Frame output
50	58	KOUT		Main-screen/sub-screen switch, blanking signal output
51	59	RES	∢>	Active-LOW reset, CMOS input
52	60	CLAMPDA		D/A converter clamp-pulse output
53	61	AVDD		5 V analog supply
54	62	AVSS		Analog ground
55	63	BAOUT		B – Y D/A converter output
56	64	YAOUT	↓	Y D/A converter output
57	1	RAOUT		R – Y D/A converter output
58	2	NC		No connection
59	3	VREF	BIAS	D/A converters reference voltage input
60	4	BIAS	VREF Current cell	D/A converters bias capacitor connection
61	5	KLPFO	Phase comparator	Sub-screen horizontal sync PLL charge-pump, tristate output
62	6	KLPFI		Sub-screen horizontal sync PLL VCO clock input
63	7	OLPFI		Sub-screen horizontal sync PLL VCO clock input
64	8	OLPFO	Phase comparator 777 KLPFO	Main-screen horizontal sync PLL charge-pump, tristate output

Specifications

Absolute Maximum Ratings at $V_{DD} = DV_{DD} = AV_{DD}$, $V_{SS} = DV_{SS} = AV_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.3 to+7.0	V
Input voltage	VI		-0.3 to V _{DD} +0.3	V
Output voltage	VO		-0.3 to V _{DD} +0.3	V
Allowable power dissipation	Pd max		500	mW
Operating temperature	Topr		-10 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

Allowable Operating Ranges at $Ta = 25^{\circ}C$, $V_{DD} = DV_{DD} = AV_{DD}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		5	V
Supply voltage range	V _{DD}		4.5 to 5.5	V

Electrical Characteristics at Ta = 23 to 27 °C, $V_{DD} = DV_{DD} = AV_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$

Deremeter	Symbol	Conditions	Ratings			Lloit
Faranielei	Symbol	Conditions	min	typ	max	Unit
Digital supply current	IDDD	VRES=VSBY=VDD, fOV=fKV=60Hz, fOH=fKH=15kHz, fKLPFI=fOLPFI=20MHz		20		mA
Analog supply current	IDDA	V _{RES} =V _{SBY} =V _{DD} , f _{OV} =f _{KV} =60Hz, f _{OH} =f _{KH} =15kHz, f _{KLPFI} =f _{OLPFI} =20MHz		20		mA
Standby supply current	IDDO	VRES=VSBY=VSS			10	μΑ
Input leakage current	IOFF		-1		+1	μΑ
TTL input low-level voltage	V _{IL1}				0.6	V
CMOS input low-level voltage	V _{IL2}				0.3V _{DD}	V
TTL input high-level voltage	VIH1		2.2			V
CMOS input high-level voltage	V _{IH2}		0.7V _{DD}			V
Reference voltage	VREF			AV _{DD} -1	AVDD	V
KLPFI and OLPFI input voltage	VI	22 MHz sine wave, capacitive coupling	1			Vp-p
KLPFO and OLPFO output leakage current	I _{OZ}	VI=VDD or VSS	-0.1	+0.01	+0.1	μA
Output low-level voltage for all outputs except KLPFO and OLPFO	VOL1	I _{OL} =4 mA			0.4	V
KLPFO and OLPFO output low-level voltage	V _{OL2}	I _{OL} =1 mA			1	V
Output high-level voltage for all outputs except KLPFO and OLPFO	V _{OH1}	I _{OH} =-0.8 mA	2.4			V
KLPFO and OLPFO output high-level voltage	V _{OH2}	I _{OH} =-1 mA	V _{DD} -1			V
KLPFI and OLPFI pull-up current	IPV	VRES=VSBY=VSS		50		μA
YAOUT, RAOUT and BAOUT output impedance	R _{DA}			150		Ω
Phase compensating capacitance	C _{BS}			1		μF

Timing Characteristics at Ta = 23 to 27°C, $V_{DD} = DV_{DD} = AV_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$

Deremeter	Symbol	Conditions	Ratings			Linit
Parameter	Symbol	Conditions	min	typ	max	Unit
KV and OV pulsewidth	tvw		1			μs
KV and OV rise time	^t VR				50	ns
KV and OV fall time	tVF				50	ns
KH and OH pulsewidth	tHW		1			μs
KH and OH rise time	tHR				50	ns
KH and OH fall time	tHF				50	ns
SCK pulsewidth	^t SCW		200			ns
SCK rise time	^t SCR		50			ns
SCK fall time	^t SCF		50			ns
SCK period	tSCI		2			μs
SD to SCK setup time	^t DSU		100			ns
SCK to SD hold time	^t OH		30			ns
SDE pulsewidth	tCW		200			ns
SDE rise time	^t CR		50			ns
SDE fall time	^t CF		50			ns
SDE to SCK setup time	tCSU		200			ns
SCK to SDE hold time	^t CH		200			ns

VCR Sync Pulse



Televison Sync Pulse



Serial Intreface



Function Description

NTSC/PAL

NTSC/PAL should be tied HIGH for NTSC, and LOW for PAL.

TV/VCR

TV/VCR should be tied HIGH for television mode, and LOW for VCR mode. The differences between the two modes are shown in the following table and figure.





Note

The shaded D/A converter outputs indicate frame data. $t_1=132ns$, $t_2=396ns$, $t_3=528ns$, $t_4=176ns$, $t_5=308ns$, $t_6=352ns$, $t_7=220ns$, $t_8=616ns$, and $t_9=484ns$

A/D Converter Interface

The PIP controller interfaces with an LC7480 multiplexing A/D converter using the AD0 to AD5 and VREF inputs and CLAMPAD, YSW, RSW, BSW and ADCLK outputs. The LC7480 converts the Y, R - Y and B - Yvideo signals into 6-bit digital data which is input to the PIP on AD0 to AD5. YSW, RSW and BSW control the LC7480 input multiplexer. The conversion sequence is Y, R - Y, Y, B - Y, as shown in the following figure. The conversion frequencies are shown in the following table.

The LC7441 and LC7480 should be mounted as closely as possible and care taken with the PCB layout because of the high signal frequencies.



System		Conversion fre	quency (MHz)		
Oystem	Total (f _T = 320f _H)	Y (f _{TY} = 160f _H)	$R - Y (f_{TR} = 80f_H)$	$B - Y (f_{TB} = 80f_H)$	
NTSC (f _H = 15,734 Hz)	5.035	2.517	1.258	1.258	
PAL (f _H = 15,625 Hz)	5.000	2.500	1.250	1.250	

The CLAMPAD output pulse follows the KH input pulse. CLAMPAD should be HIGH during the horizontal blanking period as shown in the following figure. Note that when KH is HIGH during reset or standby, CLAMPAD is HIGH.



Note

 $t_1=5.6\mu s$, $t_2=2.4\mu s$, $t_3>0\mu s$ and $t_4>0.5\mu s$

On-chip D/A Converter

The normal D/A converter clock frequencies and the clock frequencies when the RAR(Revise Aspect Ratio) Table 1. D/A converter clock frequency.

register is HIGH are shown in tables 1 and 2, respectively.

Table 1. D/A converter clock frequency

System	Clock frequency (MHz)				
System	Y ($f_{CY} = 480f_{H}$)	$R - Y (f_{CR} = 240 f_{H})$	$B - Y (f_{CB} = 240 f_H)$		
NTSC (f _H = 15,734 Hz)	7.552	3.776	3.776		
PAL (f _H = 15,625 Hz)	7.500	3.750	3.750		

Table 2. Changing clock frequency with RAR

RAR register	NTSC/PAL Input	Y	R – Y	B – Y
LOW	×	480f _H	240f _H	240f _H
HIGH	LOW	416f _H	208f _H	208f _H
HIGH	HIGH	565f _H	283f _H	283f _H

Note

 $\times =$ don't care

CLAMPDA is HIGH during main-screen horizontal sync pulses, as shown in the following figure.



The D/A converter data when the sub-screen is not displayed are shown, msb first, in the following table. Note that when TV/VCR is HIGH, the Y signal is output as –Y, and when LOW, as Y.

Output	D/A converter data				
Output	TV/VCR is HIGH	TV/VCR is LOW			
YAOUT	111111	000000			
RAOUT	100000	100000			
BAOUT	100000	100000			

Dual-function Inputs

Input logic levels select sub-screen display parameters when SER/PIN is LOW, and serial data and input logic levels, when SER/PIN is HIGH, as shown in the following table.

Din	SER/PIN			
FIII	LOW	HIGH		
SCK/FVP	Sub-screen vertical position select	Serial data clock		
SD/FHP	Sub-screen horizontal position select	Serial data		
SDE/STL	Still/active display select	Serial data enable		
KDIS	Sub-screen ON/OFF select	Initial sub-screen ON/OFF selection when controller is reset		
WK	Sub-screen frame ON/OFF select	Initial sub-screen frame ON/OFF selection when controller is reset		

Serial Data Interface

When SER/PIN is HIGH, SD/FHP, SCK/FVP and SDE/ STL function as the serial-interface data, clock and dataenable inputs, respectively, as shown in the following figure. After SDE/STL goes LOW, data bits D00 to D07 are the internal register address, and D10 to D17, the register data. After the data has been received, the address is automatically incremented, and D20 to D27 are the data for the next register. After SDE/STL goes from LOW to HIGH to LOW, address selection re-occurs.



Internal Registers

The internal control registers are shown in the following table. Note that the lower four bits of the address byte

determine the register address, and the upper four bits are ignored.

Address	Bit position							
	7	6	5	4	3	2	1	0
OH	SBY	WKVAR	FILD	KOUT	POSVAR	STL	FVPR	FHPR
1H	SBY	PRI	KOUT2	KOUT1	STL2	STL1	FVPR	FHPR
8H	VWIPE	HWIPE	VP5	VP4	VP3	VP2	VP1	VP0
9H	RAR	MUL	HP5	HP4	HP3	HP2	HP1	HP0
AH	WK2	WK1	YWK5	YWK4	YWK3	YWK2	YWK1	YWK0
BH	WKVAR2	WKVAR1	RWK5	RWK4	RWK3	RWK2	RWK1	RWK0
СН	VDFS1	VDFS0	BWK5	BWK4	BWK3	BWK2	BWK1	BWK0

Reset and Standby Modes

The controller is reset by holding $\overline{\text{RES}}$ LOW and put in standby mode by either holding $\overline{\text{SBY}}$ LOW or setting the SBY register HIGH. The PLLs are stopped and the internal registers set as shown in the following table. Note that the input levels are used to determine some initial register values. For example, if KDIS is LOW when $\overline{\text{RES}}$ is brought LOW, then the KOUT, KOUT1 and KOUT2 registers are set LOW.

-		
Register	Reset	Standby
SBY	LOW	-
WKVAR, WKVAR1, WKVAR2	LOW	-
FILD	LOW	-
KOUT, KOUT1, KOUT2	KDIS	KDIS
POSVAR	LOW	-
STL, STL1, STL2	SDE/STL	SDE/STL
FVPR	SCK/FVP	SCK/FVP
FHPR	SD/FHP	SD/FHP
PRI	HIGH	_

Register	Reset	Standby
VWIPE	LOW	-
HWIPE	LOW	-
VP0 to VP5	-	-
HP0 to HP5	-	-
WK1, WK2	WK	-
VDFS1	LOW	-
VDFS0	HIGH	-
YWK0 to YWK5	-	-
RWK0 to RWK5	-	-
BWK0 to BWK5	-	-
MUL, RAR	LOW	_

Note

- Register unchanged

At power-up, hold $\overline{\text{RES}}$ LOW for several microseconds after the power supply stabilizes as shown in the following figure. Note that S and E represent the start and the end of PIP controller operation, respectively.



Register data can be written when the controller is in standby mode, but memory data is lost because the PLLs are stopped and the memory is not refreshed.

Dual-port RAM Interface

The dual-port RAM interface comprises the SODI0 to SODI3 inputs and A0 to A7, WDO0 to WDO3, \overline{WE} , \overline{DT} , \overline{RAS} , \overline{CAS} and SC outputs.

The LC7441 and the dual-port RAM should be mounted as closely as possible and care taken with the PCB layuout because of the high speed of memory accesses.

The data read, memory refresh and data transfer waveforms are shown in figures 1, 2 and 3, respectively. Note that when RAR is HIGH, $t = 1/1696f_H$ if NTSC/PAL is also HIGH, and $t = 1248f_H$ if NTSC/PAL is LOW.



Figure 1. Data read



Figure 2. \overline{CAS} before \overline{RAS} memory refresh



Figure 3. Data transfer

Memory Write Range

The horizontal memory-write range is 252 dots comprising 126, 63 and 63 dots of Y, R - Y and B - Y data, respectively. The NTSC and PAL vertical memory-write ranges are 80 and 85 horizontal lines, respectively, as shown in figures 4 and 5, respectively.



Figure 4. NTSC memory write range



Figure 5. PAL memory write range

Memory Readout Range

The horizontal memory-readout range is 244 dots comprising 122, 61 and 61 dots of Y, R - Y and B - Y data, respectively. The NTSC and PAL vertical memory readout ranges are 77 and 83 horizontal lines, respectively, as shown in figures 6 and 7, respectively.



Figure 6. NTSC memory readout range

Sync Signals

The PCB layout should not allow noise to be induced in the OH, OV, KH and KV signals from the sync-separator IC because this can cause screen distortion. The subscreen display should be turned off when the sync signals



Figure 7. PAL memory readout range

become unstable because the display can become distorted. The OH and KH input signals should lag the video horizontal sync signals by 1 μ s as shown in the following figure.



Note

 $t_W > 1 \ \mu s$

PLLOH

The read-PLL locks to the main-screen horizontal sync frequency when PLLOH is HIGH, and to the sub-screen horizontal sync frequency, when PLLOH is LOW. Using a PLL clock to generate the horizontal sync signal and determine the sub-screen display position results in an error-free display.

PLLOH is normally held HIGH. However, when OH is unstable, PLLOH should be held LOW, otherwise the PLL clock becomes unstable and the sub-screen flickers.

Odd-field Decision Circuits

The OH/OV and KH/KV odd-field decision circuits measure the phase difference between the horizontal and vertical sync pulses as shown in the following figure. When the field is odd, a single output horizontal sync pulse is blanked during the vertical sync pulse period, and when even, two are blanked. The phase difference is measured between the falling edges of the sync pulses when TV/VCR is HIGH, and between the rising edges, when TV/VCR is LOW.



Operating Information

The LC7441 operates under input pin control when SER/ PIN is LOW, and under serial control, when SER/PIN is HIGH. It can display one sub-screen when under input pin control, and either one or two sub-screens, when under serial control.

Single- or Dual-screen Operation Under Serial Control

Writing register data to address 0 selects single-screen mode, and writing data to address 1, dual-screen mode. The registers selecting single-screen parameters are VWIPE, HWIPE and the address 0 registers. The register selecting dual-screen parameters are WKVAR1, WKVAR2 and the address 1 registers.

Sub-screen ON/OFF

Pin control

The sub-screen is ON when the KDIS input is HIGH, and OFF, when LOW.

Serial control, single screen

The sub-screen is ON when KOUT is HIGH, and OFF, when LOW.

Serial control, dual screen

Sub-screen 1 is ON when KOUT1 is HIGH, and OFF, when LOW. Sub-screen 2 is ON when KOUT2 is HIGH, and OFF, when LOW.

Sub-screen Position

The sub-screen position can be fixed or variable. The four fixed positions are shown in figure 8, and the variable position , which is determined by the VP0 to VP5 and HP0 to HP5 registers as follows, in figure 9. VP = ((VP0 to VP5) + 1) × 5H + 3H

HP= ((HP0 to HP5) + 6)
$$\times \frac{1}{60 f_{H}}$$

Note that variable positions outside the main-screen area are ignored.



Figure 8. Sub-screen positions

Note

Figures in brackets apply to PAL displays.



NTSC/PAL Read-VCO RAR CLK frequency register Input frequency 60f_H LOW LOW 1,440f_H LOW HIGH 1,440f_H 60f_H HIGH LOW 1,248f_H 52f_H HIGH HIGH 1,696f_H 70.7f_H

Note

Normal write-VCO frequency is 1280f_H.

Figure 9. Variable screen positions

Pin control

The sub-screen position is determined by the SCK/FVP and SD/FHP input levels as shown in the following figure.(SCK/FVP, SD/FHP)



Serial control, single screen

The sub-screen position is variable when POSVAR is HIGH, and fixed, when LOW. The fixed screen position is determined by FVPR and FHPR at address 0 as shown in the following figure.



Serial control, dual screen

The screen 1 position is fixed, and is determined by FVPR and FHPR at address 1. The screen 2 position is variable, and is determined by VP0 to VP5 and HP0 to HP5.

Sub-screen Frame

The sub-screen, or screens, can have no frame, a white frame or a colored frame. The D/A converter registers

YWK0 to YWK5, RWK0 to RWK5 and BWK0 to BWK5 are used to set the frame color. The white frame corresponds to YWK, RWK and BWK data values of 110000, 100000 and 100000, respectively.

Pin control

The frame, which is always white, is ON when the WK input is HIGH, and OFF, when LOW.

Serial control, single screen

The frame is ON when the WK input is HIGH, and OFF, whe LOW. The frame color is set using the frame-color registers when WKVAR is HIGH, and white, when LOW. When register FILD is HIGH, the field screen is displayed; when LOW, the frame screen is displayed.

Serial control, dual-screen

The screen 1 frame is ON when WK1 is HIGH, and OFF, when LOW. The screen 2 frame is ON when WK2 is HIGH, and OFF, when LOW.

The screen 1 frame color is set using the frame-color registers when WKVAR1 is HIGH, and white, when LOW. The screen 2 frame color is set using the frame-color registers when WKVAR2 is HIGH, and white, when LOW.

Wipe Function

The wipe function allows gradual display or erasure of the sub-screen when in serial control, single-screen mode. Wipe direction is set using the VWIPE and HWIPE registers as shown in the following table. When wiping is OFF, the sub-screen turns ON and OFF instantaneously, otherwise screen display and erasure occurs in 64 stages over approximately one second. Note that screen erasure is in the reverse sequence to display.

	1	
VWIPE	HWIPE	Operation
LOW	LOW	Image: Second secon
HIGH	LOW	[乳→氏]→氏]→氏
LOW	HIGH	[옷] → [옷] → [옷] → [옷]
HIGH	HIGH	[옷] → [옷] → [옷] → [옷]

Dual-screen Priority

When the dual screens overlap vertically, the priority of screen display is determined by the PRI register. The higher screen has priority when PRI is HIGH, and the lower screen, when LOW as shown in the following figure.

When the higher screen has priority, the lower screen is OFF, and when the lower screen has priority, the higher

screen display ends at the first overlapped screen line. Note that prioritized display occurs even if the screens do not superimpose and that side-by-side sub-screens cannot be displayed.



Note

The dotted areas do not display.

Multi-system Display

Multi-system mode is selected when the MUL register is HIGH, and single-system mode, when LOW. In multisystem mode, the fixed vertical positions correspond to the main-screen system, and in single-system mode, to the sub-screen system, as shown in the following table.

MUL register	NTSC/PAL Input	VPH	VPL
LOW	LOW	48H	198H
LOW	HIGH	43H	158H
HIGH	LOW	43H	158H
HIGH	HIGH	48H	198H

A PAL sub-screen expands vertically in a multi-system display and an NTSC sub-screen contracts because the two systems use a different number of scan lines. These changes in the sub-screen aspect ratios are corrected using the RAR(Revise Aspect Ratio) register, as shown in the following figure. When RAR is HIGH, the horizontal clock frequency is adjusted to correct the aspect ratio.



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2001. Specifications and information herein are subject to change without notice.