Ordering number:ENN3003B

CMOS IC

LC7385, 7385M

DTMF Receiver

Overview

The LC7385, 7385M CMOS DTMF Receiver ICs integrate bandsplit filter and digital decoder functions for the 16 DTMF digits used in touch-tone telephone systems.

Features

- Single +5V power supply.
- Decodes all 16 DTMF digits.
- Built-in differential input amplifier.
- On-chip filters, including
  - · Dial tone filter.
  - · High-group filter.
  - · Low-group filter.
- User-selectable acquisition and release times.
- Pin-selectable 4-bit hexadecimal or binary-coded 2-of-8 output.
- 3-state data outputs facilitate microcontroller or other peripheral interfaces.
- Standby mode.
- Low-power double-poly CMOS process.
- LC7385 : 18-pin DIP package.
  LC7385M : 18-pin MFP package.

Package Dimensions

unit:mm

3007B-DIP18



unit:mm

3095-MFP18



SANYO Electric Co.,Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Block Diagram



Pin Assignment



Pin Functions

Pin No.	Name	I/O	Description
1	IN^+	I	Input amplifier non-inverting input.
2	IN^-	I	Input amplifier inverting input
3	GS	O	Input amplifier output.
4	V_{REF}	O	Reference voltage output (V_{DD}/2)
5	B/$\overline{H}$	I	Q1 to Q4 output format selection : Binary 2-of-8 when HIGH Hexadecimal when LOW
6	PD	I	Standby mode when set to HIGH
7 8	OSC1 OSC2	I O	Clock pins. 3.579545MHz crystal is connected between OSC1 and OSC2.
9	V_{SS}		Power supply. Normally 0V.
10	TOE	I	Q1 to Q4 3-state output selection : Enabled when HIGH High-impedance when LOW
11	Q1	O	3-state data output
12	Q2		
13	Q3		
14	Q4		
15	StD	O	Goes HIGH when valid tone pair duration exceeds set guard time.
16	ESt	O	Goes HIGH when valid tone paire is detected.
17	St/GT	I/O	Used to set guard time.
18	V_{DD}		Power supply. Normally 5V.

Specifications

Absolute Maximum Ratings at Ta=25±2˚C, V_{SS}=0V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_{DD} max		–0.3 to +7.0	V
Input voltage	V_{IN}		–0.3 to V_{DD}+0.3	V
Input current	I_{IN}		–10 to +10	mA
Output voltage	V_{OUT}		–0.3 to V_{DD}+0.3	V
Allowable power dissipation	Pd max	–40˚C≤Ta≤+85°C	DIP-18 : 250	mW
			MFP-18 : 180	mW
Operating temperature	Topr		–40 to +85	˚C
Storage temperature	Tstg		–50 to +125	˚C

Allowable Operating Conditions at Ta=–40 to +85˚C, V_{SS}=0V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Operating voltage	V_{DD}		4.75		5.25	V
Input high-level voltage	V_{IH}	Pins 6, 10	$0.7V_{DD}$			V
		Pin 5	$0.85V_{DD}$			V
Input low-level voltage	V_{IL}	Pins 6, 10			$0.3V_{DD}$	V
		Pin 5			$0.15V_{DD}$	V

Note : When soldering the 18-pin MFP package, solder it manually or use the infrared reflow method.
Do not use the dip-soldering method. The conditions for the infrared reflow method are 235°C max., 10s.

DC Electrical Characteristics at Ta=25±2˚C, V_{DD}=5V, V_{SS}=0V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Operating supply current	I_{DD}(op)			3.0	7.0	mA
Standby supply current	I_{DD}(st)	PD=5V			100	µA
Output high-level current	I_{OH}	V_{OUT}=4.6V, pins 11, 12, 13, 14, 15, 16		–0.8	–0.4	mA
		V_{OUT}=4.6V, pin 17		–3.0	–1.2	mA
Output low-level current	I_{OL}	V_{OUT}=0.4V, pins 11, 12, 13, 14, 15, 16	1.0	2.5		mA
		V_{OUT}=0.4V, pin 17	1.2	3.0		mA
OFF-state output current	I_{OZH}	TOE=0V, V_{OUT}=5V, pins 11, 12, 13, 14			10	µA
	I_{OZL}	TOE=0V, V_{OUT}=5V, pins 11, 12, 13, 14	–10			µA
Input high-level current	I_{IH}	V_{IN}=5V, pins 1, 2, 10			10	µA
Input low-level current	I_{IL}	V_{IN}=0V, pins 1, 2, 5, 6	–10			µA
Pull-up (source) current	I_{SO}	TOE=0V, pin 10	–15	–5		µA
Pull-down (sink) current	I_{SI}	PD, B/H=5V, pins 5, 6		5	15	µA
St/GT threshold voltage	V_{TST}	Pin 17		2.35		V
V_{REF} output voltage	V_{REF}	No load, pin 4	2.4		2.7	V
V_{REF} output resistance	R_{REF}	Pin 4		1		kΩ

Input Amplifier Characteristics at Ta=25±2˚C, V_{DD}=5V, V_{SS}=0V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input offset voltage	V_{IO}		–25		+25	mV
Input offset current	I_{IO}	V_{SS}≤V_{IN}≤V_{DD}		±100		nA
Power supply rejection	PSRR	1kHz		60		dB
Common mode rejection	CMRR			60		dB
Open-loop voltage gain	A_O			65		dB
0dB Gain Bandwidth	f_T			1.5		MHz
Maximum output voltage	V_O	R_L≥100kΩ		4.5		Vp-p
Tolerable capacitive load	C_L			100		pF
Tolerable resistive load	R_L			50		kΩ
Common mode range	V_{CM}	No load		3.0		Vp-p

AC Characteristics at Ta=25±2˚C, V_{DD}=5V, V_{SS}=0V, f_{OSC}=3.579545MHz

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Valid input signal level		1, 2, 3, 5, 6, 9	–29		1.1	dBm
Twist accept limit		2, 3, 6, 9, 11		±10		dB
Frequency deviation accept limit		2, 3, 5, 9			±1.5% ±2Hz	
Frequency deviation accept limit		2, 3, 5	±3.5			%
Third tone tolerance		2, 3, 4, 5, 9, 10		–16		dB
Dial tone tolerance		2, 3, 4, 5, 8, 9, 10		+18		dB
Noise tolerance		2, 3, 4, 5, 7, 9, 10		–12		dB
Tone present detection time	t_{DP}	See timing diagram.	5	11	14	ms
Tone absent detection time	t_{DA}		0.5	4.0	8.5	ms
Tone duration accept	t_{REC}	Adjustable. See guard time adjustment.	40			ms
Tone duration regect	t_{REJ}				20	ms
Interdigit pause accept	t_{ID}		40			ms
Interdigit pause reject	t_{DO}				20	ms
Propagation delay (St → Q)	t_{PQ}	TOE=5V, No load		8	11	µs
Propagation delay (St → StD)	t_{PSTD}	TOE=5V, No load		12		µs
Output data set-up (Q → StD)	t_{QSTD}	TOE=5V, No load		4.5		µs
Output enable delay	t_{PTE}	R_L=10k, C_L=50pF		50	100	ns
Output disable delay	t_{PTD}	R_L=10k, C_L=50pF		300		ns
Clock frequency	f_{OSC}		3.5759	3.5795	3.5831	MHz
Clock capacitive load	C_{XO}	OSC2			30	pF

Conditions

1. dBm=decibels avove or below a reference power of 1mW into a 600Ω load.
2. All 16 DTMF tones.
3. 40ms DTMF tone duration and 40ms pause duration.
4. Nominal DTMF frequencies.
5. Both tones in composite signal have an equal amplitude.
6. Tone pair deviated by ±1.5% ±2Hz.
7. Bandwidth limited (0 to 3kHz) Gaussian noise.
8. 350Hz and 440Hz +2% dial tone frequencies.
9. Error rate better than 1 in 10,000.
10. Referenced to lowest level frequency component in DTMF signal.
11. Twist=ratio of high-frequency tone level to low-frequency tone level.

Single-Ended Input Configuration



Unit (resistance: Ω, capacitance: F)

Timing Diagram



Typical Filter Characteristics



Decode Table

FL	FH	KEY	TOE	B/$\overline{H}$="L"				B/$\overline{H}$="H"			
				Q4	Q3	Q2	Q1	Q4	Q3	Q2	Q1
697	1209	1	H	L	L	L	H	L	L	L	L
697	1336	2	H	L	L	H	L	L	L	L	H
697	1477	3	H	L	L	H	H	L	L	H	L
770	1209	4	H	L	H	L	L	L	H	L	L
770	1336	5	H	L	H	L	H	L	H	L	H
770	1477	6	H	L	H	H	L	L	H	H	L
852	1209	7	H	L	H	H	H	H	L	L	L
852	1336	8	H	H	L	L	L	H	L	L	H
852	1477	9	H	H	L	L	H	H	L	H	L
941	1336	0	H	H	L	H	L	H	H	L	H
941	1209	*	H	H	L	H	H	H	H	L	L
941	1477	#	H	H	H	L	L	H	H	H	L
697	1633	A	H	H	H	L	H	L	L	H	H
770	1633	B	H	H	H	H	L	L	H	H	H
852	1633	C	H	H	H	H	H	H	L	H	H
941	1633	D	H	L	L	L	L	H	H	H	H
–	–	–	L	Z	Z	Z	Z	Z	Z	Z	Z
								ROW m		COL n	

Note : Z=High impedance

DTMF Dialing Matrix



Guard Time Setting

Component values are chosen using the following formula :

$t_{REC}=t_{DP}+t_{GTP}$

$t_{ID}=t_{DA}+t_{GTA}$

(a) Basic Circuit

$t_{GTP}=RC \cdot In\,[V_{DD}/(V_{DD}-V_{TST})]$

$t_{GTA}=RC \cdot In\,(V_{DD}/V_{TST})$

(b) $t_{GTP}<t_{GTRA}$

$t_{GTP}=R_1\,R_2/(R_1+R_2) \cdot C \cdot In\,[V_{DD}/(V_{DD}-V_{TST})]$

$t_{GTA}=R_1\,C \cdot In\,(V_{DD}/V_{TST})$

(c) $t_{GTP}>t_{GTA}$

$t_{GTP}=R_1\,C \cdot In\,[V_{DD}/(V_{DD}-V_{TST})]$

$t_{GTA}=R_1\,R_2/(R_1+R_2) \cdot C \cdot In\,(V_{DD}/V_{TST})$

Guard Time Adjustment



Differential Input Configuration



Example of component values

$C_1=C_2=0.01\mu F$

$R_1=R_2=R_5=100k\Omega$

$R_4=60k\Omega$, $R_3=37.5k\Omega$

$$R_3=\frac{R_4R_5}{R_4+R_5}$$

Voltage gain : $AV=\dfrac{R_5}{R_1}$

Input impedance= $2\sqrt{R_1{}^2+\left(\dfrac{1}{2\pi fC1}\right)^2}$