



LC73815M

FSK 1200 Baud Modem and DTMF Receiver

Overview

The LC73815M is a telephone IC that integrates on a single chip both an FSK modem, which receives pre-call reporting services such as caller ID and performs other data send/receive functions, and a DTMF receiver circuit that can handle remote control functions for telephone answering machine applications.

Applications

Pre-call reporting services, such as Caller ID, reception, other data send/receive functions, and remote control of telephone answering machine applications.

Features


- FSK modem (1200 bps)
- Circuit that automatically generates the start and stop bits used during FSK modulation
- Circuit that automatically generates the continuous mark signal at the start of transmission in FSK modulation mode
- Circuit that automatically inserts the idle bits (5 or more bits) used in FSK modulation mode
- Built-in clock synchronous I/O shift register
- Detection of all 16 DTMF signals

- Digital guard timer circuits for the DTMF signal detection signal pins
- Operating voltage range: 4.5 to 5.5 V
- Low-power mode that can contribute to energy savings
- 36-pin package (MFP-36S)

Package Dimensions

unit: mm

3129-MFP36S



Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD\text{ max}}$		-0.3 to +7.0	V
Maximum input voltage	$V_{IN\text{ max}}$		-0.3 to $V_{DD} + 0.3$	V
Maximum input current	$I_{IN\text{ max}}$		-10 to +10	mA
Allowable power dissipation	$P_{d\text{ max}}$	$T_a \leq 70^\circ\text{C}$	250	mW
Operating temperature	T_{opr}		-30 to +70	$^\circ\text{C}$
Storage temperature	T_{stg}		-40 to +125	$^\circ\text{C}$

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LC73815M

Allowable Operating Ranges at $T_a = -30$ to $+70^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V_{DD}		4.5	5.0	5.5	V
Operating current drain	$I_{DD}(\text{OP1})$	$V_{DD} = 5.0\text{ V}$, when the DTMF receiver is used.		5.5	10	mA
	$I_{DD}(\text{OP2})$	$V_{DD} = 5.0\text{ V}$, during FSK reception		7.5	15	mA
	$I_{DD}(\text{OP3})$	$V_{DD} = 5.0\text{ V}$, during FSK transmission		7.5	15	mA
Quiescent current	$I_{DD}(\text{ST})$	$\overline{\text{RES}}$ pin = low			10	μA
Oscillator frequency	f_{OSC}		3.5757965	3.579545	3.583125	MHz

DC Electrical Characteristics at $T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
High-level input voltage	V_{IH}	Pins other than ACK and $\overline{\text{RES}}$	$0.7 V_{DD}$			V
	V_{IHS}	The ACK and $\overline{\text{RES}}$ input pins	$0.8 V_{DD}$			V
Low-level input voltage	V_{IL}	Pins other than ACK and $\overline{\text{RES}}$			$0.3 V_{DD}$	V
	V_{ILS}	The ACK and $\overline{\text{RES}}$ input pins			$0.2 V_{DD}$	V
Input leakage current	I_{IH}	$V_{IN} = V_{DD}$			10	μA
	I_{IL}	$V_{IN} = \text{GND}$	-10			μA
High-level output current	I_{OH}	$V_{OUT} = V_{DD} - 0.4\text{ V}$		-0.8	-0.4	mA
Low-level output current	I_{OL}	$V_{OUT} = 0.4\text{ V}$	1.0	2.5		mA

AC Electrical Characteristics 1 (FSK reception/transmission) at $T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $f_{\text{OSC}} = 3.579545\text{ MHz}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input signal detection level		FSK reception	-38		+3	dBm
Reception data transmission speed		FSK	1188	1200	1212	baud
Reception frequency		FSK (Mark)	1180	1250	1320	Hz
		FSK (Space)	2070	2150	2280	Hz
Shift register data shift speed	f_{ACK}				1	MHz
	t_{CKL}		500			ns
	t_{CKH}		500			ns
External oscillator input	EXTOI		0.5			Vrms
FSK transmission frequency	$B/\overline{V} = \text{H}$	FSK (Mark)		1200		Hz
	(BELL202)	FSK (Space)		2204		Hz
	$B/\overline{V} = \text{L}$	FSK (Mark)		1300		Hz
	(V.23)	FSK (Space)		2101		Hz
FSK output amplitude			0.5	0.8		Vp-p
Transfer rate				1200		bps
FSK modulation delay time	t_{DDEM}	See the timing chart.	0	0.83		ms
Data output setup time	t_{SDATA}	See the timing chart.	0	0.42	0.83	ms
DR output setup time	t_{SDR}	See the timing chart.		2.2	3.3	μs
ACK - DATA setup time	t_{SCKD}	See the timing chart.	0		300	ns
ACK - DR setup time	t_{SCKDR}	See the timing chart.	1.1		9.0	μs

Conditions: For the dBm ratings, 0 dBm is defined to be a 1 mW output into a 600 Ω load.

LC73815M

AC Electrical Characteristics 2 (DTMF reception) at $T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $f_{OSC} = 3.579545\text{ MHz}$

Parameter		Symbol	Conditions	Ratings			Unit
				min	typ	max	
Input signal detection level			1, 2, 3, 5, 6, 9	−45		+0	dBm
Allowable twist			2, 3, 6, 9, 11		±10		dB
Frequency detection band			2, 3, 5, 9	±1.5%	±2 Hz		
Frequency non-detection band			2, 3, 5	±3.5			%
Allowable third tone			2, 3, 4, 5, 9, 10		−16		dB
Allowable dial tone			2, 3, 4, 5, 8, 9, 10		22		dB
Allowable noise			2, 3, 4, 5, 7, 9, 10		−12		dB
Input signal invalid time		t_{REC}	See the timing chart.			20	ms
Input signal valid time		t_{REC}	See the timing chart.	45			ms
Interdigit pause invalid time		t_{DO}	See the timing chart.			20	ms
Interdigit pause valid time		t_{ID}	See the timing chart.	40			ms
Guard time	(Present)	t_{GDP}	See the timing chart.		30		ms
	(Absent)	t_{GDA}	See the timing chart.		20		ms
Input signal detection time	(Present)	t_{DP}	See the timing chart.	3		20	ms
	(Absent)	t_{DA}	See the timing chart.	0.5		20	ms

- Conditions
1. The 0 dBm level is defined to be a 1 mW output into a 600 Ω load.
 2. All combinations of the 16 DTMF signals.
 3. A 40 ms DTMF signal period, and a 40 ms pause period
 4. The nominal frequencies are used for DTMF signals.
 5. The signal levels of the low group and high group signals are identical.
 6. The tolerance for DTMF signal frequency is within $\pm 1.5\%$ or $\pm 2\text{ Hz}$.
 7. Gaussian noise with a band of 0 to 3 kHz
 8. Dial tone pair of 350 and 440 Hz
 9. The error ratio is under 1 error in 10,000 operations.
 10. Referenced to the frequency component with the lowest level in the DTMF signal.
 11. Twist: the ratio of the high group tone level to the low group tone level

Note: This IC contains a Switched Capacitor Filter (SCF) circuit on chip.

Since the internal SCF clock frequency is $OSC/56$ ($= 63.92\text{ kHz}$), a power supply related noise whose frequency is $OSC/56$ multiplied by some integer $\pm 3\text{ kHz}$ will prevent the ratings shown above from being achieved.

Therefore, care must be taken for the power supply related noise.

Input Amplifier Characteristics at $T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $f_{OSC} = 3.579545\text{ MHz}$


Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input offset voltage	V_{IO}		−25		+25	mV
Input offset current	I_{IO}	$V_{SS} \leq V_{IN} \leq V_{DD}$		±100		nA
Power supply rejection ratio	PSRR	1 kHz		60		dB
Common-mode rejection ratio	CMRR			60		dB
Open loop voltage gain	AO			65		dB
0 dB bandwidth	f_T			1.5		MHz
Maximum output voltage	V_O	$R_L \geq 100\text{ k}\Omega$		$V_{DD} - 0.5$		Vp-p
Allowable load capacitance	C_L			100		pF
Allowable load resistance	R_L			50		k Ω
Common-mode input voltage range	V_{CM}	No load		3.0		Vp-p

LC73815M

Pin Functions

Pin No.	Pin	I/O	Function
1	IN ⁺	I	Differential operational amplifier noninverting input
2	IN ⁻	I	Differential operational amplifier inverting input
3	GS	O	Differential operational amplifier output
4	AGND	O	IC internal analog ground output
5	NC		
6	FSKOUT	O	FSK signal output. This is an npn transistor emitter-follower output.
7	AGCO	O	Connect to pin 8 through a capacitor. Make no other connections to this pin.
8	FSKIN	I	Connect to pin 7 through a capacitor. Make no other connections to this pin.
9	NC		
10	AGND	I	IC internal analog ground input
11	NC		
12	TESTI	I	IC test input. This pin must be tied low during normal operation.
13	B/ \bar{V}	I	Transmission FSK frequency switching input (Bell 202, V.23) High: Bell 202, Low: V.23
14	NC		
15	OSCIN	I	Connect a 3.579545 MHz oscillator element between these pins. An external 3.579545 MHz may also be supplied. (Consult oscillator element manufacturers concerning the combination of their products with this IC.)
16	OSCO	O	
17	NC		
18	V _{SS}		Ground
19	V _{DD}	I	Power supply. Connect a capacitor of at least 0.1 μ F between this pin and GND.
20	NC		
21	S/ \bar{R}	I	FSK send/receive mode switching input. High: Send, Low: Receive.
22	F/ \bar{D}	I	FSK modem/DTMF receiver operating mode switching input. High: FSK modem, Low DTMF receiver.
23	NC		
24	DATA	I/O	Serial output of the FSK or DTMF received data in synchronization with the ACK input pin. Also used for serial input of FSK transmission data.
25	ACK	I	Synchronization clock input for serial data readout and write.
26	EST/DR	O	In DTMF receiver mode (EST), a high level indicates the presence of a valid DTMF signal. Monitor this pin (or the STD pin), and, after an appropriate wait period has passed, read out the data by applying four pulses to the ACK pin. Note that the received DTMF data is latched internally to the IC on the rising edge of this pin. In FSK reception mode (DR), this pin outputs a high level when the received data is valid, and goes low after the received data has been read out by applying pulse inputs to the ACK pin. In FSK transmission mode (DR), this pin indicates the input ready state for transmission data. A high level indicates that the IC is ready to accept the input of transmission data.
27	STD/DR	O	In DTMF receiver mode (STD), a high level indicates the presence of a valid DTMF signal. The rise of this signal occurs later than that of the EST signal. However, this signal is not sensitive to burst waveforms. In FSK mode, this pin functions identically to pin 26.
28	RDO	O	FSK demodulated signal output
29	$\overline{\text{RES}}$	I	Reset input. Apply a low level to this pin when power is first applied and after low-power mode. At least 1 μ s of low-level input is required for the reset operation.
30	DRCNT	I	This input controls DR during FSK reception. DR is invalid if this input is high in FSK reception mode. If this pin is low (note that it is pulled down internally) DR is enabled. This pin also functions to select continuous mark signal generation at the start of transmission mode in FSK transmission mode. Low: If the S/ \bar{R} pin is high, continuous mark signals are generated automatically. FSK data will be output following the continuous mark signals generated after the CPU inputs another FSK data to this pin. High: FSK is not output until the CPU inputs the next FSK data, even if the S/ \bar{R} pin is set high.
31	TEST01	O	IC test output pin
32, 33	NC		
34	TEST02	O	IC test output pin
35, 36	NC		


Block Diagram



A12311


Timing Chart (DTMF mode)

Timing chart for the normal state (when DTMF signal #n and #n+1 have been input.)




A12312

When a DTMF signal (#n) is separated into two events due to a burst waveform or other problem.




A12313

When a pseudo-DTMF signal consisting of noise ($\#n + \alpha$) is input.



A12314


When the output data is incorrect due to displacement of the input clock




A12315


Note: The output data is output from the DATA pin in response to four pulses applied as a set to the ACK pin. The output data are composed of four ACK pulses. There must be a wait time of at least 20 μ s between the last of these 4 ACK pulses and the next ACK pulse.

Timing Chart (FSK mode reception)







A12317




A12318


Timing Chart (FSK mode transmission)



LC73815M




A12321




A12322

LC73815M



A12323



A12324

Pin Internal Connection

Pin No.	Pin	Internal connection
1 2 3	IN ⁺ IN ⁻ GS	<p>A12325</p>
4 10	AGNDI AGNDO	<p>A12326</p>
6	FSKOUT	<p>A12327</p>
7 8	AGCO FSKIN	<p>A12328</p>
12 13 21 22	TESTI B/ \bar{V} S/ \bar{R} F/ \bar{D}	<p>A12329</p>

Continued on next page.


LC73815M

Continued from preceding page.

Pin No.	Pin	Internal connection
15 16	OSCIN OSCOUT	<p>A12330</p>
24	DATA	<p>A12331</p>
25 29	ACK RES	<p>A12332</p>
30	DRCNT	<p>A1233</p>
26 27 31 34	EST/DR STD/DR TESTO1 TESTO2	<p>A12334</p>

LC73815M

Pin Assignment




Top view

A12335

Sample Application Circuit

This example uses the DTMF receiver and the V.23 modulator, but does not use the FSK demodulator.



Top view

A12336

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 2000. Specifications and information herein are subject to change without notice.