CMOS IC

SANYO

LCD Driver IC

LC73101C

Preliminary

Overview

The LC73101C is a dot matrix LCD driver IC that includes an on-chip display data RAM with a one-to-one correspondence between bits in RAM and display pixels on the LCD panel. The LC73101C provides display data RAM that can store 80×132 bits of data and can implement a large-screen display system with a single chip.

The LC73101C provides 80 common output circuits and 132 segment output circuits, and can display up to $80 \times$ 132 dots (8 characters × 4 lines of kanji text using a 16 × 16-dot kanji font) with a single chip. The LC73101C also provides a master/slave function that allows two LC73101C chips to be combined to implement twice the display area: 160×132 dots.

The LC73101C provides a partial display function that allows the number of lines displayed to be set to 8, 16, 24, 32, 40, 48, 56, 64, 72, or 80 lines by commands sent from the system microcontroller. This allows the current drain to be reduced significantly when only a smaller number of lines needs to be displayed.

This device includes built-in voltage step-up circuits with factors of $3\times$, $4\times$, $5\times$, and $6\times$ to provide high-quality display even when a high duty cycle is required. The number of step-up circuit stages used can be set by commands from the system microcontroller.

Since the display RAM read and write operations do not require the external operating clock, the LC73101C can operate at low power. Furthermore, since the LC73101C provides built-in LCD drive power supply, LCD drive power supply voltage adjustment, temperaturecompensated reference voltage, and display contrast adjustment electronic potentiometers circuits, the LC73101C can implement portable display systems with low power consumption and a minimal number of external components.

Features


- 132×80 -dot display
- Microcontroller interface (for both Intel and Motorola microcontrollers)
- On-chip display RAM ($80 \times 132 = 10,560$ bits)
- Low power
- Low-voltage operation: $V_{DD} = 1.8$ to 3.6 V
- High-precision reference voltage circuit (Variable temperature compensation coefficients)
- LCD drive 6× voltage step-up circuit (3×, 4×, 5×, or 6× can be selected by commands from the microcontroller.)
- Built-in high-precision RC oscillator circuit
- · Contrast adjustment electronic potentiometer circuit
- Partial display function (Allows 8, 16, 24, 32, 40, 48, 56, 64, 72, or 80 lines to be displayed under the control of commands sent from the microcontroller.)
- Supports synchronous operation using master/slave connection.

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LC73101C

Block Diagram



Pin Functions

Power supply

Pin	I/O	Function	Number of pins		
V _{DD}	Power supply	licrocontroller power supply. The same power supply system must be used for V _{CC} .			
V _{SS}	Power supply	Connect to the system ground. These pins are 0 V pins.	Undetermined		
V _{SS2}	Power supply	CD drive step-up voltage circuit reference voltage			
V _{RS}	Power supply	LCD power supply voltage adjustment circuit external input V_{REG} power supply. When the internally generated V_{REG} is used, this pin outputs that V_{REG} voltage.	Undetermined		
V ₁ , V ₂ , V ₃ , V ₄ , V ₅	Power supply	Multi-level power supply system used as the LCD power supply. The voltages stipulated for each LCD cell are created by resistor divider circuits or by operational amplifier based impedance conversion. The potentials are determined referenced to V _{SS} , and must obey the following inequalities. $V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5 \ge V_{SS}$ When the built-in power supply circuit that operates in master mode is turned on, the voltage determined by the voltage adjustment circuit is applied to V ₁ , and the voltages determined by LCD Bias Set commands are applied to V ₂ through V ₅ .	Undetermined		

LCD Power Supply Circuit Pins

Pin	I/O	Function	Number of pins
CAP1+	0	Step-up circuit capacitor positive connection Insert a capacitor between this pin and the CAP1– pin.	Undetermined
CAP1-	0	Step-up circuit capacitor negative connection Insert a capacitor between this pin and the CAP1+ pin.	Undetermined
CAP2+	0	Step-up circuit capacitor positive connection Insert a capacitor between this pin and the CAP2– pin.	Undetermined
CAP2-	0	Step-up circuit capacitor negative connection Insert a capacitor between this pin and the CAP2+ pin.	Undetermined
CAP3+	0	Step-up circuit capacitor positive connection Insert a capacitor between this pin and the CAP3– pin.	Undetermined
CAP3-	0	Step-up circuit capacitor negative connection Insert a capacitor between this pin and the CAP3+ pin.	Undetermined
CAP4+	0	Step-up circuit capacitor positive connection Insert a capacitor between this pin and the CAP4– pin.	Undetermined
CAP4-	0	Step-up circuit capacitor negative connection Insert a capacitor between this pin and the CAP4+ pin.	Undetermined
CAP5+	0	Step-up circuit capacitor positive connection Insert a capacitor between this pin and the CAP5- pin.	Undetermined
CAP5-	0	Step-up circuit capacitor negative connection Insert a capacitor between this pin and the CAP5+ pin.	Undetermined
Vout	0	Post-step-up circuit voltage output. Insert a capacitor between this pin and V _{SS} .	Undetermined
V _R	I	Voltage adjustment. Apply a voltage in the range V ₁ to V _{SS} by using a resistor divider circuit. Use of this pin is only valid when the built-in V ₁ voltage adjustment resistor is not used (IRS = low). Do not use this pin if the built-in V ₁ voltage adjustment resistor is used (IRS = high).	Undetermined

System Bus Connection Pins

Pin	I/O			Functio	on				Number of pins
D0 to D7	I/O	Bidirectional 8-bit data When the serial interfa D7: Serial data input D6: Serial clock inpu In this mode, D0 to D5 high-impedance state.	ce is selected (P/S is (SI) t (SCL)	low):		line is inacti	ive, D0 to I	D7 go to the	8
AO	I	A0 is normally connect and commands. A0 = high: Indicates A0 = low: Indicates th	that D0 to D7 are use	ed for data display.		us and disci	riminates b	etween data	1
RES	I	The LC73101C is initia The reset operation is							1
CS1 CS2	I	Chip select signals. Th and commands is poss		es active when \overline{CS}	$\overline{1}$ is low and CS	2 is high. In	iput and ou	utput of data	2
RD (E)	I	This pin is active-low when an Intel-type microcontroller is used. The Intel-type microcontroller RD signal should be connected to this pin. The LC73101C data bus goes to the output state when this signal is low. This pin is active-high when a Motorola-type microcontroller is used. This pin functions as the enable clock input pin when a Motorola-type microcontroller is used.							1
WR (R/W)	I	This pin is active-low when an Intel-type microcontroller is used. The Intel-type microcontroller WR signal should be connected to this pin. The data bus signals are latched on the rising edge of the WR signal. When a Motorola-type microcontroller is used: This pin functions as the read/write control signal input. RW RW							
C86	I	C86 is the Microcontroller interface switching input. C86 = high: Motorola-type interface C86 = low: Intel-type interface						1	
P/S	I	Parallel/serial data input mode switch P/S = high: Parallel input P/S = low: Serial input The table below lists the effects of this pin. P/S Data/command Data Read/write Serial clock "H" A0 D0 to D7 RD, WR — "L" A0 SI (D7) Write only SCL (D6) When P/S is low, D0 to D5 go to the high-impedance state. D0 to D5 may be left high, low, or open in this mode. RD (E) and WR (R/W) must be held either high or low.						1	
CLS	I	In serial data input mode, the RAM display data and the device status cannot be read. Selects enabled/disabled for the internal oscillator circuit for display clock CLS = high: Internal oscillator circuit enabled. CLS = low: Internal oscillator circuit disabled. (External input) If CLS is low, input the display clock signal to the CL pin.							1
M/S	I	Selects master or slave In slave mode operation required for LCD displat M/S = high: Master op M/S = low: Slave ope The M/S and CLS pins M/S CLS "H" "H" "L"	n, synchronization w ay. peration determine the opera Oscillator circuit Enabled Disabled	th the display syst ting state as show Power supply circ Enabled Enabled	em is acquired		DOF Output Output	signals	1
		"L" "H" "L"	Disabled Disabled	Disabled Disabled	Input Input	Input Input	Input Input		

Continued from preceding page.

Pin	I/O	Function					
		Display clock input or output.					
		The M/S and CLS pins determine the operating state as shown in the table below.					
		M/S CLS CL					
		"H" Output					
CL	I/O	"L" Input	1				
		"L" "H" Input					
		L "L" Input					
		When two LC73101C chips are used together in master/slave mode, their CL pins must be connected together.					
		LCD alternation signal input or output.					
FR	I/O	M/S = high: Output	1				
		M/S = Low: Input When two LC73101C chips are used together in master/slave mode, their FR pins must be connected together.					
		Indicates the on/off state of the LCD display.					
		M/S = high: Output					
DOF	I/O	M/S = Low: Input					
		When two LC73101C chips are used together in master/slave mode, their DOF pins must be connected together.					
		V1 voltage adjustment resistor selection.					
IRS	IRS = high: Internal resistor used. IRS = low: Internal resistor not used. In this case, the V ₁ voltage is adjusted by the VR pin and the external divider resistor circuit.						
	This pin is only valid in master mode. This pin must be held either low or high for slave mode operation.						
		LCD drive power supply circuit power control.					
HPM	I	HPM = high: Normal mode HPM = low: High power mode	1				
		This pin is only valid in master mode. This pin must be held either low or high for slave mode operation.					

LCD Drive Pins

Pin	I/O			Number of pins					
		LCD segment drive outputs.							
		One of the V_1 , V_3 , V_4 , and V_{SS} levels is selected by the combination of the contents of display RAM and the							
		FR signal.							
		DAM	FR	Outp	ut voltage				
SEG0 to	0	RAM data	FK	Display positive level	Display inverted level		132		
SEG131	0	Н	Н	V ₁	V ₃				
		Н	L	V _{SS}	V ₄				
		L	Н	V ₃	V ₁				
		L	L	V ₄	V _{SS}				
		Power saving mode	_		V _{SS}				
		LCD common drive out	puts.						
				evels is selected by the c	ombination of the scan data	and the FR signal.			
		Scan data	FR	Output voltage					
COM0 to	0	Н	Н	V _{SS}			80		
COM80		Н	L	V ₁					
		L	Н	V ₂					
		L	L	V ₅					
		Power saving mode	_	V _{SS}					

Test Pins

Pin	I/O	Function			
TEST0 to 7	0	C test pins. These pins must be left open.			
TEST8	I	IC test pin. This pin must be left open.	1		

Functional Description

Microcontroller Interface

• Interface type selection

The LC73101C transfers data over either an 8-bit bidirectional data bus (D0 to D7) or a serial data input system (SI). Applications can select either 8-bit parallel data input or serial data input as shown in table 1 by setting the P/S pin either high or low.

Table 1

P/S	CS1	CS2	A0	RD	WR	C86	D7	D6	D5 to D0
High: Parallel input	CS1	CS2	A0	RD	WR	C86	D7	D6	D5 to D0
Low: Serial input	CS1	CS2	A0	—	—	—	SI	SCL	High impedance

• Parallel interface

When the parallel interface is selected (P/S = high), the bus of either an Intel-type or a Motorola-type microcontroller can be directly connected to the LC73101C parallel interface by setting the C86 pin either high or low as shown in table 2.

Table 2

C86	CS1	CS2	A0	RD	WR	D7 to D0
High: Mptorola-type MPU bus	CS1	CS2	A0	E	R/W	D7 to D0
Low: Intel-type MPU bus	CS1	CS2	A0	RD	WR	D7 to D0


• Serial interface

When the serial interface is selected (P/S = low), data can be written to the LC73101C using the serial input (SI) and serial clock (SCL) pins with the chip in the active state (CS1 = low, CS2 = high). The serial interface consists of an 8-bit shift register and a 3-bit counter. Serial data is acquired from the serial data input pin in the order D7 to D0 on the rising edge of the serial clock signal. The serial data is converted to 8 bits of parallel data on the eighth rising edge of the serial clock and processed by the LC73101C.

Whether the serial data input is display data or a command is determined by the state of the A0 input. When A0 is high, the data is display data, and when A0 is low, it is taken to be a command. The A0 input is acquired and interpreted once every eight rising edges (that is, on the 8×th rising edge) of the serial clock signal after the chip goes to the active state.

Figure 1 shows the timing chart for the serial interface.

When the chip is in a non-active state due to the $\overline{CS1}$ and CS2 inputs, the shift register and the counter are reset. The serial interface does not support readout. Be sure to prevent termination reflections and noise from appearing on the SCL signal. We recommend testing in an actual end product.





• Chip select


The LC73101C has two chip select inputs: $\overline{CS1}$ and CS2. The microcontroller and the serial interface can only be used when $\overline{CS1}$ is low and CS2 is high. When the chip select inputs select a non-active state, the D0 to D7 pins go to the high-impedance state and the A0, \overline{RD} , and \overline{WR} inputs are disabled. The serial interface shift register and counter are reset.

· Access to display data RAM and internal registers

The LC73101C supports high-speed data transfers that require no wait time as long as the LC73101C access cycle time constraints are met by the microcontroller. The LC73101C uses an internal "bus holder" circuit on its internal data bus to receive or send data during data transfers with the microcontroller.

For example, when the microcontroller writes to LC73101C display data RAM, the data is temporarily held by the bus holder and written to the display data RAM before the next write cycle. When the microcontroller reads out the contents of the display data RAM, data read out on the first (dummy) read cycle is stored in the bus holder, and then that data is read out onto the system bus on the next data read cycle. When reading display data RAM, after setting the address, the immediately following read instruction does not read out the data at the address specified, but rather reads out the data from the address specified by the second preceding data read operation. Thus care is required when using this function. This means that one dummy read operation is always required after setting the address or after a write cycle. Figure 2 (a) and figure 2 (b) show this timing.

(a) Write



• Busy flag

When the busy flag is high, it indicates that an LC73101C internal operation is in progress.

The busy flag is output from the D7 pin by a Status Read command. If the cycle time (t_{CYC}) conditions are met, there is no need to check this flag before each command. This can significantly increase the available processing power of the microcontroller.

Display Data RAM

• Display data RAM

The display data RAM holds the dot data to be displayed, and has an 80 (10-page \times 8-bit) \times 132-bit organization. This memory is accessed by specifying a page address and a column address to access data in 8-bit units. Since the display data D7 to D0 from the microcontroller corresponds to the direction of the LCD common pins as shown in figure 3, when two LC73101C chips are used together, there are few constraints or limitations when transferring data, and highly flexible display structures can be implemented easily. Read and write operations to this display data RAM are performed through an I/O buffer, and thus these operations are independent of signal reads for LCD drive. This means that flicker and other problems do not occur when the display RAM is accessed asynchronously during display on the LCD panel.




Figure 3 Noninverting LCD Display

• Page address circuit

The display data RAM page address shown in figure 4 is specified using the Page Address Set command. The page address must be specified again to access a different page.

• Column address circuit

The display data RAM column address shown in figure 4 is specified using the Column Address Set command. Since the specified column address is incremented each time a display data read or write command is input, the microcontroller can access the display data consecutively. Note that this column address incrementing stops when the column address reaches 83H. Since the column address and the page address are mutually independent, the column address and the page address must both be specified again to access a different column on a different page. Additionally, the correspondence between the display data RAM column address and segment output can be inverted with the CSS command (Column Address/Segment Output Correspondence Selection command) as shown in table 3. This reduces constraints on IC positioning when assembling LCD modules.

Table 3

CSS setting (D0)	Column address		Segment output
0	ОH	\rightarrow	SEG0
0	83H	\rightarrow	SEG131
4	ОН	\rightarrow	SEG131
1	83H	\rightarrow	SEG0

• Line address circuit

The line address circuit specifies the line address corresponding to the COM output when the contents of display data RAM are displayed as shown in figure 4. Normally, the Display Start Line Address Set command specifies the uppermost line of the display (which depends on the common output state: in normal mode: COM0 output; in the inverted state: COM79 output). The maximum display area is 80 lines in the direction of increasing line address values from the specified display start line address.

The data for the line address set by the Display Start Line Address Set command is passed to the common output driver specified by the Common Output State Selection command and the address set by the Display Start Common Address Set command in the common address circuit.

Operations such as scrolling the screen and switching pages can be implemented by changing display start line address with this Display Start Line Address Set command.

• Common address circuit

The line address circuit passes the display data for the line address determined by the line address circuit to the common output driver offset by the number of lines set by the Display Start Common Address Set command. Additionally, at this time the correspondence (figure 4) between the common output driver and the common address specified by the Common Output State Selection command is take into consideration.

During partial display, the display position on the screen can be changed by changing this address without rewriting the contents of display RAM.

• Display data latch circuit

The display data latch circuit is a latch that temporarily holds the display data output to the LCD drive circuit from data display RAM. Since the display normal/inverted and display on/off commands control this latched data, the data in display data RAM is not changed by these functions.

LC73101C




Figure 4 Display RAM Address Map

Partial Display Function

• Partial display function

The LC73101C provides commands that control the following settings: the LCD drive duty setting, the LCD drive bias selection, the number of stages of voltage step-up, the display start line address, and the display start common address. These settings can be used to only display part of the screen.

The number of lines displayed by the partial display function can be selected to be 8, 16, 24, 32, 40, 48, 56, 64, 72, or 80 lines. This is set by setting the LCD duty. The start of the frame is the display start line, and by setting this line to be the display start common address, it is possible to select any of the COM0 to COM79 lines.

In general, as the LCD drive duty is reduced, the optimal values of the LCD drive voltage and LCD drive bias also become smaller. Since this allows the number of step-up stages in the voltage step-up circuit to be reduced, power consumption can be reduced significantly.

• Duty and frame frequency

Table 4 shows the relationship between the duty setting, the number of lines, the display clock frequency f_{CL} , and the frame frequency f_{FR} .

Duty	Number of lines displayed	f _{CL} [kHz]	f _{FR} [Hz]
80	80	6.40	80.0
72	72	5.12	71.1
64	64	5.12	80.0
56	56	4.27	76.2
48	48	3.66	76.2
40	40	3.20	80.0
32	32	2.56	80.0
24	24	1.97	82.1
16	16	1.28	80.0
8	8	0.640	80.0

Table 4

Oscillator Circuit

This circuit is an RC circuit that generates the display clock. The oscillator circuit is only enabled when M/S is high and CLS is high. When CLS is low, the oscillator circuit is stopped and the display clock is input to the CL pin.

Display Timing Generator

This circuit generates the timing signals for the line address circuit and the display data latch circuit from the display clock. The display data is latched by the display data latch circuit in synchronization with the display clock and output to the segment drive output pins. Readout of the display data to the LCD drive circuit is completely independent of microcontroller access to the display data RAM. This means that flicker or other problems never occur due to the display RAM being accessed asynchronously during display on the LCD panel. This circuit also generates the internal common timing and the LCD alternation signal (FR) from the display clock. The two-frame alternation drive waveforms shown in figure 5 are generated for the LCD drive circuit.




Figure 5 Frame Alternation Drive Waveforms

When the LC73101C is used in a multi-chip configuration, the display timing signals (FR, CL, and DOF) must be provided to the slave by the master.

Table 5 shows the states of the FR, CL, and $\overline{\text{DOF}}$ pins.

Table 5

Se	Setting			DOF
M/S	CLS	FR	CL	DOF
"H"	"H"	Output	Output	Output
	"L"	Output	Input	Output
"["	"H" or "L"	Input	Input	Input
L	"H" or "L"	Input	Input	Input

Common Output State Selection Circuit


The LC73101C allows the scan direction of the COM outputs to be set with the common output state selection circuit. This reduces constraints on IC positioning when assembling LCD modules. (See table 6.)

Table 6

Common Output State Selection command (D3)	Selected state
0	Normal: COM0 \rightarrow COM79
1	Inverted: COM79 \rightarrow COM0

LCD Drive Circuit

The LCD drive voltages are output according to the combination of the display data, the COM scan signal, and the FR signal. Figure 6 shows the SEG and COM output waveform examples for the frame alternation drive technique used.






Figure 6

Power Supply Circuit

This circuit is a low power consumption power supply circuit that creates the voltages required for LCD drive. It can only be used when the LC73101C is in master mode. It consists of a voltage step-up circuit, a voltage adjustment circuit, and a voltage follower circuit. The on/off states of the voltage step-up circuit and the voltage adjustment circuit in the power supply can be controlled individually with the Power Control Set command. This allows external power supply levels to be used in combination with certain of the functions of the internal power supply circuit. Table 7 lists the functions controlled by the 3 bits of data in the Power Control Set command, and table 8 presents examples of possible combinations of functions.

Table 7 Power Control Set Command Bit Functions

Bit	Item set	Bit v	alue
DIL	item set	1	0
D2	Voltage step-up circuit	ON	OFF
D1	Voltage adjustment circuit (V adjustment circuit)	ON	OFF
D0	Voltage follower circuit (V/F circuit)	ON	OFF

Table 8 Sample Combinations

		D2	D1	D0	Step-up circuit	V adjustment circuit	V/F circuit	External voltage input	Step-up system pins
1.	Only the internal power supply used	1	1	1	0	0	0	V _{SS2}	Used
2.	Only the V adjustment and V/F circuits used	0	1	1	×	0	0	V _{OUT} , V _{SS2}	Open
3.	Only the V/F circuit used	0	0	1	×	×	0	V ₅ , V _{SS2}	Open
4.	External power supply only	0	0	0	×	×	×	V_1 to V_5	Open

Note: The step-up system pins are the CAP1+, CAP1-, CAP2+, CAP2-, CAP3+, CAP3-, CAP4+, CAP4-, CAP5+, and CAP5- pins. While combinations other than the above are possible, these other combinations are impractical and are not recommended.

• Voltage step-up circuit

The LC73101C's built-in voltage step-up circuit can generate potentials that are $3\times$, $4\times$, $5\times$, and $6\times$ that of the potential between V_{SS2} and V_{DD}. Figure 7 shows the relationships between these potentials.




Figure 7 The relationships between these potentials

• Voltage adjustment circuit

The stepped-up voltage generated at the V_{OUT} pin is output as the V_1 LCD drive voltage through the power supply adjustment circuit. Since the LC73101C provides a reference voltage based on a high-precision constant-voltage source, an electronic potentiometer with 64 levels, and furthermore, a voltage adjustment resistor built in to the V_1 pin, a high-precision voltage adjustment circuit can be implemented with a minimal number of external components. Figure 8 shows this voltage adjustment circuit.




Figure 8 Voltage Adjustment Circuit

The formulas below show the relationship between Ra, Rb, V_{REG} , V_{EV} , and V_1 . The term α is the set value of the electronic potentiometer.

$$V_{EV} = \left(1 - rac{lpha}{162}
ight) imes V_{REG}$$
 $V_I = \left(1 + rac{Rb}{Ra}
ight) imes V_{EV}$

(1) Reference voltage

The LC73101C includes a constant-voltage supply that features a selectable temperature correction coefficient: one of three slopes can be selected. The Reference Supply Selection command is used to select the slope. This command can also be used to isolate (disconnect) the internal low-voltage supply so that the reference voltage can be supplied from the external V_{RS} pin. The bits D0 and D1 in the Reference Supply Selection command control these settings. Table 9 lists the reference voltage V_{REG} values that correspond to the D0 and D1 settings.

Table 9

D1	D0	Setting	V _{REG}
0	0	Internal reference voltage: Off	Input from the V _{RS} pin
0	1	Temperature coefficient: -0.05%	–2.5 V
1	0	Temperature coefficient: -0.1%	–2.5 V
1	1	Temperature coefficient: -0.2%	–2.5 V

(2) Electronic potentiometer

The electronic potentiometer function can be used when the voltage adjustment circuit is activated by the Power Control Set command.

The electronic potentiometer adjusts the reference voltage using a resistor divider. This adjustment is set using the Electronic Potentiometer Mode Set command and the Electronic Potentiometer Register Set 2-Byte command. Table 10 lists the correspondence between the 6 bits of setting data specified by these commands and the value of the α parameter.

Table 10

D5	D4	D3	D2	D1	D0	α
0	0	0	0	0	0	63
0	0	0	0	0	1	62
0	0	0	0	1	0	61
		\downarrow				\downarrow
1	1	1	1	0	1	2
1	1	1	1	1	0	1
1	1	1	1	1	1	0

(3) Voltage adjustment using the internal resistor

The internal voltage adjustment resistor can be used when the IRS pin is high. Here, the VR pin should be left open. The internal resistor ratio (1 + Rb/Ra) can be set with the V₁ Adjustment Internal Resistor Ratio Set command.

Table 11 lists the correspondence between the 4 bits of data specified by this command and the value of the ratio (1 + Rb/Ra) set by that command. See the section "V₁ voltage Adjustment Internal Resistor Ratio Set Command" in the command descriptions for details on using this command.

Table 11

V ₃	V ₂	V ₁	V ₀	1 + Rb/Ra
0	0	0	0	1.5
0	0	0	1	2.0
0	0	1	0	2.5
0	0	1	1	3.0
0	1	0	0	3.5
0	1	0	1	4.0
0	1	1	0	4.5
0	1	1	1	5.0
1	0	0	0	5.5
1	0	0	1	6.0
1	0	1	0	6.5

(4) Voltage adjustment using external resistors

When the IRS pin is low, the built-in voltage adjustment resistor is disconnected and the voltage can be adjusted using external resistors. Divide the voltage between V_{DD} and V_5 with the external resistors Ra' and Rb' and apply that voltage to the V_R pin.

LCD Voltage Generation Circuit

The V_1 , V_2 , V_3 , and V_4 potentials required for LCD drive are generated by resistor division of the V_1 voltage internally to the IC. The voltage followers are used to convert the impedance of the V_1 , V_2 , V_3 , and V_4 potentials and supply those levels to the LCD drive circuit. The bias ratio can be set with the LCD Bias Set command. Table 12 shows the correspondence between the 6 bits of data specified by this command and value of the bias setting set by that data.

Table 12

D2	D1	D0	Bias setting
0	0	0	1/10
0	0	1	1/9
0	1	0	1/8
0	1	1	1/7
1	0	0	1/6
1	0	1	1/5
1	1	0	1/4

High Power Mode

The power supply circuit built into the LC73101C is an extremely low power consumption circuit in normal mode (when $\overline{\text{HPM}}$ is high). As a result, the display quality with panels or LCDs that present a relatively large load may be compromised. In such cases, the display quality can be improved by setting the $\overline{\text{HPM}}$ pin low to switch the LC73101C to high power mode. We recommend testing in an actual system to decide whether or not to use this mode. Note that it may be necessary to use an external power supply for LCD drive if high power mode cannot provide adequate display quality.

Reset Circuit

The LC73101C is reset to the initialized state by a low level applied to the $\overline{\text{RES}}$ input. The following describes the initialized state.

- (1) Display: off
- (2) Display normal
- (3) ADC selection: Normal (ADC command D0 = 0)
- (4) Power control register (D2, D1, D0) = (0, 0, 0)
- (5) Serial interface internal register data: cleared
- (6) LCD power supply bias ratio: 1/10
- (7) Display: all dots off.
- (8) Power saving function: disabled
- (9) V_1 voltage adjustment internal resistors Ra and Rb: Disconnected.
- (10) The SEG and COM outputs go to the V_{SS} level while RES is low.
- (11) Read-modify-write: off
- (12) Display start line address: 00H
- (13) Display start common address: 00H
- (10) Column address: 00H
- (11) Page address: page 0
- (12) Common output state: Normal order
- (13) V_1 voltage adjustment internal resistor ratio: 1.5
- (14) Electronic potentiometer register set mode: clearedElectronic potentiometer register (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0)
- (15) LCD bias register set mode: clearedLCD bias register (D2, D1, D0) = (0, 0, 0)

When the Reset command is used, only items (7) to (15) in the above initialization items are reset as shown.

The $\overline{\text{RES}}$ pin can be connected to the microcontroller reset pin so that both the LC73101C and the microcontroller are reset at the same time. The LC73101C must be initialized with the $\overline{\text{RES}}$ pin when power is first applied. Note that overcurrents may flow in this IC if the control signals from the microcontroller are in the high-impedance state. Applications must be designed so that the input pins are not connected to high-impedance lines when power is first applied. If the internal LCD power supply circuit is not used, the $\overline{\text{RES}}$ pin must be at the low level when the external LCD power supply is turned on.

Commands

1. Display On/Off

Controls the on/off state of the LCD panel. The D0 bit sets the on/off state of the LCD display.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	1	1	1	0	Display off
										1	Display on

When a Display Off command is issued in the display fully on (all lit by All Display Pixels Lit On command) state, the device goes to the power saving state.

2. Display Start Line Set

Sets the line address for the start of display from display data RAM. This address is set in two operations: first the upper 3 bits and then the lower 4 bits. Both the upper and lower bits can be set independently.

At reset, the display start line address is reset to 00H. The display can be scrolled by periodically changing the display start line address with this command. In partial display mode, the content displayed can be changed without changing the contents of display RAM by changing the address with this command.

See the functional description in the "Line Address Circuit" section for details.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	0	0	Х	L6	L5	L4
			0	1	0	1	L3	L2	L1	L0

L6	L5	L4	L3	L2	L1	L0	Display start line address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
			\downarrow				\downarrow
1	0	0	1	1	1	0	78
1	0	0	1	1	1	1	79

3. Display Start Common Set

Sets the common address for the start of display from display data RAM. This address is set in two operations: first the upper 3 bits and then the lower 4 bits. Both the upper and lower bits can be set independently.

At reset, the display start common address is reset to 00H. In partial display mode, the content displayed position can be changed without changing the contents of display RAM by changing the address with this command.

See the functional description in the "Common Address Circuit" section for details.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	
0	1	0	0	1	1	0	Х	C6	C5	C4	
			0	1	1	1	C3	C2	C1	C0	
C6	C5	C4	C3	C2	C1	C0	Disp	lay Star	t Comn	non Ado	dress
0	0	0	0	0	0	0			0		
0	0	0	0	0	0	1			1		
0	0	0	0	0	1	0			2		
			\downarrow						\downarrow		
1	0	0	1	1	1	0			78		
1	0	0	1	1	1	1			79		

4. Page Address Set

Sets the page address used when the display data RAM is accessed from the microcontroller.

The display data RAM is accessed in 8-bit units using a page address and a column address.

At reset, the page address is reset to 0.

See the functional description in the "Page Address Circuit" section for details.

Γ	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Page address
Γ	0	1	0	1	0	1	1	0	0	0	0	0
								0	0	0	1	1
								0	0	1	0	2
									``	Ļ		\downarrow
								1	0	0	0	8
								1	0	0	1	9

5. Column Address Set

Sets the column address for display data RAM. This address is set in two operations: first the upper 4 bits and then the lower 4 bits. The column address is automatically incremented (+1) each time display data RAM is accessed. Thus there is no need to issue this command each time this RAM is read or written, and the microcontroller can read or write display data consecutively.

Automatic increment of the column address stops when it reaches 83H.

See the functional description in the "Column Address Circuit" section for details.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	0	1	M7	M6	M5	M4
			0	0	0	0	M3	M2	M1	MO

M6	M5	M4	М3	M2	M1	M0	Column Start Address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
			\downarrow				\downarrow
1	0	0	0	0	1	0	130
1	0	0	0	0	1	1	131

6. Status Read

Allows the microcontroller to read out the IC state from the status data.

A	0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0)	0	1	ST4	ST3	ST2	ST1	1	1	1	1

	Busy flag
ST1	When ST1 is 1, indicates that either a read operation or an internal operation is in progress. This command can be issued until ST1 becomes 0. However, there is no need to check this flag if the cycle time conditions are met.
	Indicates the correspondence between column addresses and segment drivers.
ST2	0: Inverted (Column addresses $0H \rightarrow 83H$: SEG $0 \rightarrow$ SEG131)
	1: Normal (Column addresses 0H \rightarrow 83H: SEG131 \rightarrow SEG0)
	Indicates the on/off state of the display. (This value has the reverse polarity of the Display On/Off command.)
ST3	0: Display on
	1: Display off
	Indicates that an initialization operation due to either the $\overline{\text{RES}}$ signal or a Reset command.
ST4	0: Operating state
	1: Reset in progress

7. Display Data Write

Writes 8 bits of data to the address specified for display data RAM. After the write, the column address is automatically incremented to allow the microcontroller to write display data continuously.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0				Write	e data			

8. Display Data Read

Reads 8 bits of data from the address specified for display data RAM. After the read, the column address is automatically incremented to allow the microcontroller to read display data continuously.

Note that one dummy read is required immediately after the column address is set. It is not possible to read out display data using the serial interface.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1				Read	l data			

9. Column Address/Segment Output Correspondence Selection

Allows the correspondence between the display RAM data column address and the segment driver outputs to be inverted.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	0	0	0	Normal: Column address $0 \rightarrow SEG0$
											Column address 131 \rightarrow SEG131
										1	Inverted: Column address $0 \rightarrow SEG131$
											Column address 131 \rightarrow SEG0

10. Display Normal/Inverted

Allows pixel on/off states to be inverted without rewriting the contents of display data RAM.

The contents of display data RAM are retained unchanged by this operation.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	1	0	RAM data high \rightarrow LCD pixel on
										1	RAM data low \rightarrow LCD pixel on

11. All Display Pixels Lit On/Off

Allows all the pixels in the display to be forcibly set to the on state regardless of the contents of display data RAM.

The contents of display data RAM are retained unchanged by this operation.

This command takes priority over the Display Normal/Inverted command.

When a Display All Pixels Lit On command is issued with the device in the display off state, the device goes to the power saving state.

AC	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	0	0	Normal display state
										1	All pixels lit state.

12. LCD Bias

These commands select the bias ratio for the voltages required for LCD drive.

These commands form a 2-byte command pair: the Electronic Potentiometer Mode Set command and the Electronic Potentiometer Register Set command. These two commands must be issued consecutively.

LCD Bias Mode Set

When this command is issued, the LCD Bias Register Set command is enabled. Once the electronic potentiometer mode is set, no command other than the LCD Bias Register Set command can be used. This state is cleared after data is stored into the register with the LCD Bias Register Set command.

This command is cleared when a reset input occurs or when a reset command is issued.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	1	0

LCD Bias Register Set

Stores 3 bits of data into the LCD bias register to select one of 6 bias values.

LCD bias mode is cleared after the LCD bias register is set by issuing this command.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	0	0	0	0	0	0	0	0	1/10
								0	0	1	1/9
								0	1	0	1/8
								0	1	1	1/7
								1	0	0	1/6
								1	0	1	1/5

The bias is set to 1/10 if a value other than those listed above is used for D2 to D0.

13. Read/Modify/Write


Used as a pair with the End command. Once this command has been issued, the column address is not changed by the Display Data Read command, but is only incremented by the Display Data Write command. This state remains in effect until an End command is issued. When an End command is issued, the column address returns to the address it held at the point the Read/Modify/Write command was issued.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

14. End

Clears read/modify/write mode and returns the column address to its address at the start of this mode.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0





15. Reset

Initializes the display start line, column address, page address, common output state, V_1 voltage adjustment internal resistor ratio, and electronic potentiometer and clears read/modify/write mode and test mode. A reset has no effect on the contents of display data RAM. The reset operation is performed after the reset command is issued.

Apply a reset signal to the $\overline{\text{RES}}$ pin for initialization when power is first applied.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

The reset state is cleared by issuing a NOP command. A NOP command must be issued after a reset.

16. Common Output State Selection

Selects the scan direction for the COM output pins.

The common signals are output sequentially in the scan direction selected with this command from the selected frame start position for the specified display start common setting.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Selected state
0	1	0	1	1	0	0	0	×	×	×	Normal: COM0 \rightarrow COM79
							1				Inverted: COM79 \rightarrow COM0

17. Power Control Set

Specifies the functions of the power supply circuit. See the functional description in the "Power Supply Circuit" section for details.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Selected state
0	1	0	0	0	1	0	1	0			Step-up circuit: Off
								1			Step-up circuit: On
									0		V adjustment circuit: Off
									1		V adjustment circuit: On
										0	V/F circuit: Off
										1	V/F circuit: On

(V/F circuits: Voltage follower circuit; V adjustment circuit: voltage adjustment circuit)

18. V1 Voltage Adjustment Internal Resistor Ratio Set

Sets the V_1 voltage adjustment internal resistor ratio. The four bits of this setting are specified using two consecutive commands: one to set the upper 2 bits, and the other to set the lower 2 bits.

AC	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	1	V3	V2
			0	0	1	0	0	0	V1	V0

V3	V2	V1	V0	1 + Rb/Ra
0	0	0	0	1.5
0	0	0	1	2.0
0	0	1	0	2.5
0	0	1	1	3.0
0	1	0	0	3.5
0	1	0	1	4.0
0	1	1	0	4.5
0	1	1	1	5.0
1	0	0	0	5.5
1	0	0	1	6.0
1	0	1	0	6.5

19. Electronic Potentiometer

Controls the LCD drive voltage V_1 output from the internal LCD power supply voltage adjustment circuit and adjusts the contrast of the LCD display.

These commands form a 2-byte command pair: the Electronic Potentiometer Mode Set command and the Electronic Potentiometer Register Set command. These two commands must be issued consecutively.

19-1. Electronic Potentiometer Mode Set

When this command is issued, the electronic Potentiometer Register Set command is enabled. Once the electronic potentiometer mode is set, no command other than the Electronic Potentiometer Register Set command can be used. This state is cleared after data is stored into the register with the Electronic Potentiometer Register Set command.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	0	0	0	1

19-2. Electronic Potentiometer Register Set

This command sets the LCD drive voltage V_1 to one of 64 voltage levels by writing 6 bits of data to the electronic potentiometer register.

Electronic potentiometer mode is cleared after this command is issued and the electronic potentiometer register has been set.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	α
0	1	0	×	×	0	0	0	0	0	0	63
					0	0	0	0	0	1	62
					0	0	0	0	1	0	61
							``	Ļ			\downarrow
					1	1	1	1	0	1	2
					1	1	1	1	1	0	1
					1	1	1	1	1	1	0

This register is set to (X, X, 1, 0, 0, 0, 0, 0) when the electronic potentiometer function is not used.

20. Power Save

The LC73101C can be set to its power saving mode by issuing the Display Off command and the All Display Pixels Lit On command. Power consumption can be reduced significantly by setting the LC73101C to power saving mode.

Display On/Off	All Display Pixels Lit	Setting
On	Off	Power saving mode cleared
On	On	(normal operating state)
Off	Off	
Off	On	Power saving mode

In power saving mode, the states of the display data and the operating mode prior to power saving mode are retained, and the microcontroller can access the display data RAM.

Power saving mode is cleared using the All Display Pixels Lit Off command.

In power saving mode, all LCD display system operations are stopped and current can be reduced to a value close to the quiescent current even when RAM is not accessed by the microcontroller. The internal states in this mode are as follows.

(1) The oscillator circuit and the LCD power supply circuit are stopped.

(2) All LCD drive circuits are stopped and the segment and common driver outputs go to the V_{SS} level.

21. NOP

This command is the no-op (no operation) command.

Issuing this command has no effects on the IC internal circuits.

A	40	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
	0	1	0	1	1	1	0	0	0	1	1

22. Reference Supply Selection

This command sets the internal reference voltage temperature coefficient and the circuit's on/off state.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	0	0	1	1	0	×	0	0	Internal reference voltage: Off
									0	1	Temperature coefficient: -0.05%
									1	0	Temperature coefficient: -0.1%
									1	1	Temperature coefficient: -0.2%

23. Step-up Stages Count Set

This command sets the number of stages and the on/off state of the internal voltage step-up circuit.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	0	0	1	1	1	×	0	0	3× step-up
									0	1	4× step-up
									1	0	5× step-up
									1	1	6× step-up

24. Partial Drive Setup

This command sets the duty used during partial drive.

The line address starts at the display start line address and is incremented by the duty value set using this command. It then returns to the original display start line address.

The common address starts at the display start common address and is incremented by the duty value set using this command. It then returns to the original display start common address.

On the display screen, display starts from the common output selected by the display start common address, and only the number of lines given by the value of the specified duty are displayed in the direction that the address is incremented in.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Duty setting
0	1	0	1	0	0	1	0	0	0	0	80
							0	0	0	1	72
							0	0	1	0	64
							0	0	1	1	56
							0	1	0	0	48
							0	1	0	1	40
							0	1	1	0	32
							0	1	1	1	24
							1	0	0	0	16
							1	0	0	1	8

25. Test

This command is used for IC testing. It should not be used in end applications.

A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	1		Test	item.	

Command Table

Table 13

						Command code							
No.	Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
1	Display On/Off	0	1	0	1	0	1	0	1	1	1	0	Controls the LCD display on/off state. 0: Off, 1: On
	Display Start Line Set Upper bits	0	1	0	0	1	0	0	×	Upp	er ad	dress	Sets the upper 4 bits of the display RAM display start line address.
2	Display Start Line Set Lower bits	0	1	0	0	1	0	1	L	owera	addre	ess	Sets the lower 4 bits of the display RAM display start line address.
	Display Start Common Set Upper bits	0	1	0	0	1	1	0	×	Upp	er ad	dress	Sets the upper 4 bits of the display RAM display start common address.
3	Display Start Common Set Lower bits	0	1	0	0	1	1	1	L	owera	addre	ess	Sets the lower 4 bits of the display RAM display start common address.
4	Page Address Set	0	1	0	1	0	1	1	F	age a	addre	SS	Sets the display RAM page address.
_	Column Address Set Upper bits	0	1	0	0	0	0	1	L	lpper add	colun ress	nn	Sets the upper 4 bits of the display RAM display column address.
5	Column Address Set Lower bits	0	1	0	0	0	0	0	L	lpper add	colun ress	nn	Sets the lower 4 bits of the display RAM display column address.
6	Status Read	0	0	1	0		Statu	S	0	0	0	0	Reads out the status information.
7	Display Data Write	1	1	0				W	rite da	ata			Writes display data to display RAM.
8	Display Data Read	1	0	1				Re	ead d	ata			Reads display data from display RAM.
9	Column Address/Segment Output Correspondence Selection	0	1	0	1	0	1	0	0	0	0	0 1	Selects the correspondence between column addresses and segment outputs. 0: Column address 0 -> SEG0 1: Column address 0 -> SEG131
10	Display Normal/Inverted	0	1	0	1	0	1	0	0	1	1	0 1	Selects normal or inverted display on the LCD 0: Normal, 1: Inverted
11	All Display Pixels Lit On/Off	0	1	0	1	0	1	0	0	1	0	0 1	Turns on all the pixels on the LCD display. 0: Normal operation, 1: All pixels lit
12	LCD Bias Mode Set	0	1	0	1	0	1	0	0	0	1	0	Two-byte command
12	LCD Bias Register Set	0	1	0	0	0	0	0	0	Bi	as va	lue	Sets the LCD drive voltage bias ratio.
13	Read/Modify/Write	0	1	0	1	1	1	0	0	0	0	0	Sets up the read/modify/write state.
14	End	0	1	0	1	1	1	0	1	1	1	0	Clears the read/modify/write state.
15	Reset	0	1	0	1	1	1	0	0	0	1	0	Command-based reset function. Only resets a subset of the internal circuits.
16	Common Output State Selection	0	1	0	1	1	0	0	0 1	×	×	×	Selects the COM output scan direction. 0: Normal, 1: Reversed
17	Power Control Set	0	1	0	0	0	1	0	1	Ope	rating	state	Selects the operating state of the internal power supply.
18	V ₁ Voltage Adjustment Internal Resistor Ratio Set Upper bits	0	1	0	0	0	1	0	0	1		oper its	Sets the upper 2 bits of the 4-bit value that selects the internal resistor ratio (Rb/Ra).
10	V ₁ Voltage Adjustment Internal Resistor Ratio Set Lower bits	0	1	0	0	0	1	0	0	0	-	wer	Sets the lower 2 bits of the 4-bit value that selects the internal resistor ratio (Rb/Ra).
19	Electronic Potentiometer Mode Set	0	1	0	1	0	0	0	0	0	0	1	Two-byte command
	Electronic Potentiometer Register Set	0	1	0	0	0	Elec	ctronic	c pote	ntiom	eter \	/alue	Sets the electronic potentiometer.
20	Power Save			Displ	ay O	ff + Al	l Disp	lay Pi	xels l	_it On			This combination of commands sets and clears power saving mode.
21	NOP	0	1	0	1	1	1	0	0	0	1	1	Has no influence on IC operations.
22	Reference Supply Selection	0	1	0	0	0	1	1	0	×	Coef	ficient	Sets the coefficient for the internal reference voltage.
23	Step-up Stages Count Set	0	1	0	0	0	1	1	1	×		iber of ages	Sets the number of stages in the internal voltage step-up circuit.
24	Partial Drive Setup	0	1	0	1	0	0	1		Duty	value	9	Sets the duty value.
25	Test	0	1	0	1	1	1	1		Test	item		IC testing command. This command must not be used.
·	•	•	•			•		•	•				

Note: x: Don't care.

Electrical Characteristics

DC Characteristics

Absolute Maximum Ratings at Ta = 25° C, V_{SS} = 0 V

Parameter	Symbol	Conditions		- Unit		
Falameter	Symbol	Conditions	min	typ	max	
Maximum supply voltage	V _{DDMAX}		-0.3		+4.0	V
Bias voltage	V ₁ , V _{OUT}	$V_{SS} \leq V_5 \leq V_4 \leq V_3 \leq V_2 \leq V_1$	-0.3		+20	V
Bias voltage	V ₂ , V ₃ , V ₄ , V ₅		-0.3		V ₁	V
Input voltage	V _{IN}		-0.3		V _{DD} + 0.3	V
Output voltage	Vo		-0.3		V _{DD} + 0.3	V
Operating temperature	Topr		-40		+85	°C
Storage temperature	Tstg		-50		125	°C

Recommended Operating Ranges

Parameter	Symbol Conditions			Ratings		Unit	Applicable pins
Falametei	Symbol	Conditions	min	typ	max	Onit	Applicable plins
Supply voltage	V _{DD}		1.8		3.6	V	V _{DD} , V _{SS}
Bias voltage	V _{BI}		1.8		+18	V	V _{OUT} , V ₁ , V ₂ , V ₃ , V ₄ , V ₅
Step-up circuit output voltage	V _{OUT}		1.8		+18	V	V _{OUT}
Operating temperature	Topr		-40		+85	°C	

DC Electrical Characteristics at Ta = –40 to $85^{\circ}C$, V_{SS} = 0 V

Da	rameter	Cumbal	Conditions		Ratings		Unit	Appliaghle pipe
Pa	rameter	Symbol	Conditions	min	typ	max	Unit	Applicable pins
High-level input	voltage	VIH		0.8 V _{DD}		V _{DD}	V	*1
Low-level input	voltage	VIL		V _{SS}		0.2 V _{DD}	V	*1
High-level output voltage V _{OH}		V _{OH}	I _{OH} = -0.5 mA	0.8 V _{DD}		V _{DD}	V	*2
Low-level output voltage V _{OL}		I _{OL} = 0.5 mA	V _{SS}		0.2 V _{DD}	V	*2	
High-level input current I _{IH} V _{IH}		$V_{IH} = V_{DD}$	-1.0		+1.0	μA	*3, 4	
Low-level input	current	IIL	$V_{IL} = V_{SS}$	-1.0		+1.0	μA	*3, 4
LCD driver on resistance		Р	V ₁ = 14.0 V, Ta = 25°C		2.0	3.5	kΩ	SEGn
		R _{ON}	V ₁ = 8.0 V, Ta = 25°C		3.2	5.4	K52	COMn
Current drain (n	oormal mode)	I _{OP1}	$\label{eq:f_OSC} \begin{array}{l} f_{OSC} = 25.6 \mbox{ kHz}, \mbox{ 1/80 duty} \\ \mbox{Data that specifies all display pixels off,} \\ \mbox{Ta} = 25^{\circ}\mbox{C}, \mbox{V}_{DD} = 3.0 \mbox{ V}, \mbox{ 4} \times \mbox{step-up} \\ \mbox{circuit used.} \end{array}$		Not fixed	Not fixed	μA	V _{DD}
Current drain (high-power mode)		I _{OP2}	f_{OSC} = 25.6 kHz, 1/80 duty Data that specifies all display pixels off, Ta = 25°C, V _{DD} = 3.0 V, 3 × step-up circuit used.		Not fixed	Not fixed	μA	V _{DD}
Current drain (s	leep mode)	I _{DDS}	V _{DD} = 3.0 V, Ta = 25°C		Not fixed	Not fixed	μA	V _{DD}
Input pin capac	itance	C _{IN}	f = 1 MHz, Ta = 25°C		5.0	8.0	pF	
Oscillator	Internal oscillator	fosc	Ta = 25°C	21.0	25.6	30.2	kHz	CL
frequency	External input	f _{CL}		21.0	25.6	30.2	kHz	CL

Notes: 1. A0, D0 to D7, RD, WR, CS1, CS2, CLS, CL, FR, M/S, C86, P/S, DOF, RES, IRS, and HPM 2. D0 to D7, FR, CL, and DOF 3. A0, RD, WR, CS1, CS2, CLS, M/S, C86, P/S, IRS, and HPM 4. All input pins. However, applies when D0 to D7, CL, FR, and DOF are in the high-impedance state.

AC Characteristics

• System Bus Read/Write Characteristics (1) (Intel-type microcontrollers)




Figure 10

 $V_{DD} = 2.7$ to 3.6 V, Ta = -40 to 85°C

Parameter	Cignal	Symbol	Conditions	Rat	ings	Unit
Parameter	Signal	Symbol	Conditions	min	max	Unit
Address hold time	AO	t _{AH8}		0	—	ns
Address setup time	AU	T _{AW8}		0	_	115
System cycle time	A0	t _{CYC8}		300	—	ns
Control low-level pulse width (WR)	WR	t _{CCLW}		60	—	
Control low-level pulse width (RD)	RD	t _{CCLR}		120	_	
Control high-level pulse width (WR)	WR	tCCHW		60	_	ns
Control high-level pulse width (RD)	RD	t CCHR		60	_	
Data setup time	D0 to D7	t _{DS8}		40	—	
Address hold time	D0 10 D7	t _{DH8}		15	_	ns
RD access time	D0 to D7	t _{ACC8}	C _L = 100 pF	_	140	ns
Output disable time	001007	t _{OH8}		10	100	115

V_{DD} = 1.8 to 2.7 V, Ta = -40 to 85°C

Parameter	Signal	Symbol	Conditions	Rat	ings	Unit
Parameter	Signal	Symbol	Conditions	min	max	Unit
Address hold time	AO	t _{AH8}		0	_	
Address setup time	AU	T _{AW8}		0	—	ns
System cycle time	A0	t _{CYC8}		1000	_	ns
Control low-level pulse width (WR)	WR	t _{CCLW}		120	—	
Control low-level pulse width (RD)	RD	t _{CCLR}		240	—	
Control high-level pulse width (WR)	WR	t _{CCHW}		120	—	ns
Control high-level pulse width (\overline{RD})	RD	t _{CCHR}		120	_	
Data setup time	D0 to D7	t _{DS8}		80	_	
Address hold time	D0 10 D7	t _{DH8}		30	_	ns
RD access time	D0 to D7	t _{ACC8}		_	280	
Output disable time	D0 10 D7	t _{OH8}	C _L = 100 pF	10	200	ns

Notes: 1. The input signal rise and fall times (tr, tf) are stipulated to be under 15 ns. When using a short system cycle time for high-speed operation, these are

stipulated as follows: $(t_r + t_f) \le (t_{CYC8} - t_{CCLW})$ or $(t_r + t_f) \le (t_{CYC8} - t_{CCLR})$ 2. All timings are stipulated to be referenced to 20% and 80% of V_{DD}. 3. t_{CCLW} and t_{CCLR} are stipulated to be the overlap time when $\overline{CS1}$ is low (CS2 is high) and \overline{WR} and \overline{RD} are low.

• System Bus Read/Write Characteristics (2) (Motorola-type microcontrollers)




Figure 11

$V_{DD} = 2.7$	to 3.6	V, Ta =	= -40 to 85°C
----------------	--------	---------	---------------

Parameter		Signal	Symbol	Conditions	Rat	ings	Unit
Falameter		Signal	Symbol	Conditions	min	max	Unit
Address hold time		A0	t _{AH6}		0	_	ns
Address setup time		AU	T _{AW6}		0	_	115
System cycle time		A0	t _{CYC6}		300		ns
Data setup time		D0 to D7	t _{DS6}		40	-	ns
Address hold time		001007	t _{DH6}		15	_	115
Access time		D0 to D7	t _{ACC6}	C ₁ = 100 pF	—	140	ns
Output disable time			t _{OH6}		10	100	115
Enable high-level pulse width	Read	Е	t _{EWHR}		120	_	ns
	Write	L	t _{EWHW}		60	_	113
Enable low-level pulse width	Read	Е	t _{EWLR}		60	—	ns
	Write	L	t _{EWLW}		60	_	115

V_{DD} = 1.8 to 2.7 V, Ta = -40 to $85^\circ C$

Parameter		Cignal	Symbol	Conditions	Rat	ings	Unit
Parameter		Signal	Symbol	Conditions	min	max	Unit
Address hold time		A0	t _{AH6}		0	_	20
Address setup time		AU	T _{AW6}		0	—	ns
System cycle time		A0	t _{CYC6}		1000	_	ns
Data setup time		D0 to D7	t _{DS6}		80	_	ns
Address hold time		D0 10 D7	t _{DH6}		30	—	115
Access time		D0 to D7	t _{ACC6}	C _L = 100 pF	-	280	ns
Output disable time		D0 10 D7	t _{OH6}		10	200	115
Enable high-level pulse width	Read	D0 to D7	t _{EWHR}		240	_	ns
	Write	D0 10 D7	t _{EWHW}		120	_	115
Enable low-level pulse width	Read	D0 to D7	t _{EWLR}		120	_	ns
	Write	D0 10 D7	t _{EWLW}		120	_	115

Notes: 1. The input signal rise and fall times (tr, tf) are stipulated to be under 15 ns. When using a short system cycle time for high-speed operation, these are stipulated as follows: $(t_r + t_f) \le (t_{CYC6} - t_{EWLW} - t_{EWHW})$ or $(t_r + t_f) \le (t_{CYC6} - t_{EWLR} - t_{EWHR})$ 2. All timings are stipulated to be referenced to 20% and 80% of V_{DD} .

3. t_{EWLW} and t_{EWLR} are stipulated to be the overlap time when $\overline{CS1}$ is low (CS2 is high) and E is low.

• Serial Interface




Figure 12


$V_{DD} = 2.7$	to 3.6 V,	Ta = -40	to 85°C
----------------	-----------	----------	---------

Parameter	Signal	Symbol	Conditions	Rat	ings	Unit
Falameter	Signal	Symbol	Conditions	min	max	Unit
Serial clock period		tscyc		250	_	
SCL high-level pulse width	SCL	t _{SHW}		100	_	ns
SCL low-level pulse width		t _{SLW}		100	_	
Address setup time	4.0	t _{SAS}		150	_	
Address hold time	A0	t _{SAH}		150	_	ns
Data setup time	SI	t _{SDS}		100	_	
Data hold time	51	t _{SDH}		100	_	ns
CS to CSL time	CS	t _{CSS}		150	_	
	0.5	t _{CSH}		150	—	ns

V_{DD} = 1.8 to 2.7 V, Ta = –40 to $85^\circ C$

Parameter	Signal	Symbol Conditions -	Conditions	Rat	Unit	
			min	max		
Serial clock period		tscyc		400	_	
SCL high-level pulse width	SCL	t _{SHW}		150	—	ns
SCL low-level pulse width		t _{SLW}		150	—	
Address setup time	A0	t _{SAS}		250	_	
Address hold time		t _{SAH}		250	—	ns
Data setup time	SI	t _{SDS}		150	_	
Data hold time		t _{SDH}		150	—	ns
CS to CSL time	CS	tcss		250		20
		t _{CSH}		250	_	ns

Notes: 1. The input signal rise and fall times (t_r, t_f) are stipulated to be under 15 ns. 2. All timings are stipulated to be referenced to 20% and 80% of V_{DD}. • Display Control Output Timing





 V_{DD} = 2.7 to 3.6 V, Ta = -40 to $85^\circ C$

Parameter	Signal	Symbol	Conditions	Ratings			Unit
				min	typ	max	Unit
FR delay time	FR	t _{DFR}	C _L = 50 pF		20	80	ns


V_{DD} = 1.8 to 2.7 V, Ta = -40 to $85^\circ C$

Parameter	Signal	Symbol	Conditions		Unit		
				min	typ	max	Unit
FR delay time	FR	t _{DFR}	C _L = 50 pF	_	50	200	ns

Notes: 1. Only valid in master operation mode.

2. All timings are stipulated to be referenced to 20% and 80% of $V_{\text{DD}}.$

• Reset





$V_{DD} = 2.7$ to 3.6 V, Ta = -40 to $85^{\circ}C$

Parameter	Signal	Symbol	Conditions	Ratings			Unit
				min	typ	max	
Reset time		t _R		—	—	1	μs
Reset low-level pulse width	RES	t _{RW}		1	—	—	μs

V_{DD} = 1.8 to 2.7 V, Ta = -40 to $85^\circ C$

Parameter	Signal	Symbol	Conditions	Ratings			Unit
				min	typ	max	Unit
Reset time		t _R		_	—	1.5	μs
Reset low-level pulse width	RES	t _{RW}		1.5	—	—	μs


Note: All timings are stipulated to be referenced to 20% and 80% of $V_{\text{DD}}.$

Connection Between LCD Drivers


Connection Between LCD Drivers (For reference purposes)

The LC73101C allows the LCD display area to be increased easily by using multiple LC73101C chips.

Connect the LC73101C chips as shown in figure 15.







This catalog provides information as of January, 2001. Specifications and information herein are subject to change without notice.