

LC72P321

Single-Chip Microcontroller + PLL with On-Chip One-Time PROM

Preliminary

Overview

The LC72P321 is a one-time programmable PROM version of the LC72321/322/323 single-chip microcontroller plus PLL products. The LC72P321 features the same functions, pin assignment and package as the mask ROM LC72321/322/323 and provides an 8K-byte* (4K × 16 bits) PROM on chip. The LC72P321 is optimal for the first phases of end product production when production is ramping up and for reducing the switchover time when specifications change.

Features

- PROM data option switching
 The LC72321/322/323 optional functions can be specified with PROM data. This allows trial evaluations with the printed circuit board used in the mass-produced end product.
- 8K-byte* (4K × 16 bits) on-chip PROM
 This is a one-time programmable 8K-byte* (4K × 16 bits) PROM.
- Pin assignment and package identical to those in the mask ROM version (pin compatibility)
 - Note * Keep in mind that the LC72323 has only a 6K byte (3K × 16 bits) ROM size when using the LC72P321.


Concerning Sanyo's ROM writing service

Sanyo provides a for-fee PROM writing service for Sanyo on-chip one-time PROM type microcontrollers. This service includes writing the PROM, package printing, screening and data readout confirmation. Contact your Sanyo sales representative for details.

Package Dimensions

unit: mm

3174-QIP80E



Specifications

Absolute Maximum Ratings at Ta = 25°C, $V_{SS} = 0$ V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +6.5	V
	V _{IN} 1	HOLD, INT, RES, AD1, SNS, G port	-0.3 to +13	V
Input voltage	V _{IN} 2	Inputs other than V _{IN} 1	-0.3 to V _{DD} + 0.3	V
<u> </u>	V _{OUT} 1	H port	-0.3 to +15	٧,
Output voltage	V _{OUT} 2	Outputs other than VOUT	-0.3 to V _{DD} + 0.3	V
	lour1	Each pin in the D and H ports	0 to 5	mA
2	l _{OUT} 2	Each pin in the E and F ports	0 to 3	mA
Output current	l _{OUT} 3	Each pin in the B and C ports	0 to 1	mA
	l _{OUT} 4	S1 to S28, each pin in the I port	0 to 1	mA
Allowable power dissipation	Pd max	Topr = -30 to +70°C	400	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-45 to +125	°C

Note: This IC has an increased susceptibility to destruction from static discharges and requires special care in handling.

Allowable Operating Ranges at $Ta = -30 \text{ to } +70^{\circ}\text{C}$, $V_{DD} = 3.5 \text{ to } 5.5 \text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
	V _{DD} 1	CPU and PLL operating	4.5		5.5	>
Supply voltage	V _{DD} 2	CPU operating	4.0		5.5	V
	V _{DD} 3	Memory retention	1.3		5.5	V
	V _{IH} 1	G port	0.7 V _{DD}		8.0	. V
	V _{IH} 2	RES, INT, HOLD	0.8 V _{DD}		8.0	>
leave high level values	V _{IH} 3	SNS	2.5		8.0	٧
Input high level voltage	V _{IH} 4	A port	0.6 V _{DD}		V _{DD}	>
	V _{IH} 5	E and F ports	0.7 V _{OD}		V_{DD}	>
	V _{IH} 6	LCTR (period measurement), V _{DD} 1	0.8 V _{DD}		V _{DD}	٧
	V _{IL} 1	G port	0		0.3 V _{DD}	V
	V _{IL} 2	RES, INT	0		0.2 V _{DD}	٧
	٧ _{ال} 3	SNS	0		1.3	٧
Input low level voltage	V _{IL} 4	A port	0		0.2 V _{DD}	٧
	V _{IL} 5	E and F ports	0		0.3 V _{DD}	V
	V _{IL} 6	LCTR (period measurement), V _{DD} 1	0		0.2 V _{DD}	٧
	V _{IL} 7	HOLD	0	,	0.4 V _{DD}	٧
···	f _{IN} 1	XIN	4.0	4.5	5.0	MHz
	f _{IN} 2	FMIN, V _{IN} 2, V _{DD} 1	10		130	MHz
	t _{IN} 3	FMIN, V _{IN} 3, V _{DD} 1	10		150	MHz
family for a community	f _{IN} 4	AMIN (L), V _{IN} 4, V _{DD} 1	0.5		10	MHz
Input frequency	t _{IN} 5	AMIN (H), V _{IN} 5, V _{DD} 1	2.0		40	MHz
	f _{IN} 6	HCTR, V _{IN} 6, V _{DD} 1	. 0.4		12	MHz
	t _{IN} 7	LCTR (frequency), V _{IN} 7, V _{DD} 1	100		500	kHz
	f _{IN} 8	LCTR (period), V _{IH} 6, V _{IL} 6, V _{DD} 1	1		20 × 10 ³	Hz
	V _{IN} 1	XIN	0.50		1.5	Vrms
	V _{IN} 2	FMIN	0.10		1.5	Vrms
Input amplitude	V _{IN} 4	FMIN	0.15		1.5	Vrms
	V _{IN} 4, V _{IN} 5	AMIN	0.10		1.5	Vrms
	V _{IN} 6, V _{IN} 7	LCTR, HCTR	0.10		1.5	Vrms
Input voltage range	V _{IN} 8	ADI	0		V _{DD}	٧


Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Conditions	min	typ	max	Unit
Hysteresis	V _H	LCTR (period), RES, INT	0.1 V _{DD}			V
Rejected pulse width	P _{REJ}	SNS			50	μs
Power down detection voltage	V _{DET}		3.0	3.5	4.0	٧
	I _{iH} 1	INT, HOLD, RES, ADI, SNS, G port: V _I = 5.5 V			3.0	μΑ
	l _{IH} 2	A, E and F ports, with the E and F port outputs off, A port without RDP: $V_1 = V_{DD}$		·	3.0	μА
Input high level current	I _{IH} 3	XIN: V _I = V _{DD} = 5.0 V	2.0	5.0	15	μΑ
	I _{iH} 4	FMIN, AMIN, LCTR, HCTR: V _I = V _{DD} = 5.0 V	4.0	10	30	μА
	I _{IH} 5	A port with PDR: $V_I = V_{DD} = 5.0 \text{ V}$		50		μΑ
	I _{IL} 1	INT, HOLD, RES, ADI, SNS, G port: V _I = V _{SS}			3.0	μA
Input low level current	1,L2	A, E and F ports, with the E and F port outputs off, A port without PDR: V ₁ = V _{SS}			3.0	μА
input total to toll doll diff.	I _{IL} 3	XIN: VIN = VSS	2.0	5.0	15	μΑ
	I _{IL} 4	FMIN, AMIN, LCTR, HCTR: VI = VSS	4.0	10	30	μА
Input floating voltage	V _{IF}	A port with RDP			0.05 V _{DD}	٧
Pull-down resistor	R _{PD}	A port with RDP, V _{DD} = 5.0 V	75	100	200	kΩ
	loffH1	EO1, EO2: V _O = V _{DD}		0.01	10	nΑ
Output high level off leakage current	l _{OFFH} 2	B, C, D, E, F and I ports: V _O = V _{DD}			3.0	μА
on leanage content	I _{OFFH} 3	H port: V _O = 13 V			5.0	μΑ
Output low level	l _{OFFL} 1	EO1, EO2: V _O = V _{SS}		0.01	10	nA
off leakage current	1 _{OFFL} 2	B, C, D, E, F and I ports: V _O = V _{SS}			3.0	μΑ

Parameter	Symbol	Conditions	min	typ	max	Unit
	V _{OH} 1	B and C ports: I _O = 1 mA	V _{DO} - 2.0	V _{DD} 1.0	V ₀₀ - 0.5	٧
	V _{OH} 2	E and F ports: I _O = 1 mA	V _{DO} - 1.0			V
	V _{OH} 3	EO1, EO2: I _O = 500 μA	V _{DD} – 1.0			V
Output high level voltage	V _{OH} 4	XOUT: I _O = 200 μA	V _{DO} - 1.0			V
	V _{OH} 5	S1 to S28, I port: I _O = -0.1 mA	V _{DO} - 1.0			٧
	V _{OH} 6	D port: I _O = 5 mA	V _{DD} - 1.0			٧
	V _{OH} 7	COM1, COM2: I _O = 25 μA	V _{DO} - 0.75	V _{DD} – 0.5	V _{DD} - 0.3	٧
	V _{OL} 1	B and C ports: I _O = 50 μA	0.5	1.0	2.0	٧
	V _{OL} 2	E and F ports: IO = 1 mA			1.0	٧
	V _{OL} 3	EO1, EO2: I _O = 500 μA			1.0	V
	V _{OL} 4	XOUT: I _O = 200 μA			1.0	V.
Output low level voltage	V _{OL} 5	S1 to S28, I port: I _O = 0.1 mA			1.0	٧
	V _{OL} 6	D port: $I_0 = 5 \text{ mA}$			1.0	V
	V _{OL} 7	COM1, COM2: I _O = 25 μA	0.3	0.5	0.75	٧
	V _{OL} 8	H port: I _O = 5 mA	(150 Ω) 0.75		(400 Ω) 2.0	٧
Output middle level voltage	V _M 1	COM1, COM2: V _{DD} = 5.0 V, I _O = 20 µA	2.0	2.5	3.0	V
A/D conversion error		ADI: V _{DD} 1	-1/2		+1/2	LSB
	l _{DD} 1	V _{DD} 1, f _{IN} 2: 130 MHz		15	20	mA
	I _{DD} 2	V _{DD} = 5.0 V, PLL stopped, CT = 2.67 μs (hold mode, Figure 1)		2.7		mA
	I _{DD} 3	V_{DD} = 5.0 V, PLL stopped, CT = 13.33 μs (hold mode, Figure 1)		1.7		mA
Supply current	I _{DD} 4	V_{DD} = 5.0 V, PLL stopped, CT = 40.00 μ s (hold mode, Figure 1)		1.5		mA
		V _{DD} = 5.5 V, PLL stopped, Ta = 25°C (backup mode, Figure 2)			5	μА
	I _{DD} 5	V _{DD} = 2.5 V, PLL stopped, Ta = 25°C (backup mode, Figure 2)			1	μА

Test Circuit

Unit (capacitance: F)



Note: PB to PF, PH and PI are all open. However, PE and PF must be output selected.

Figure 1 I_{DD} 2 to 4 in Hold Mode

Note: PA to PI, S1 to S24, COM1 and COM2 are all open.

Figure 2 I_{DD} 5 in Backup Mode

Pin Functions

Pin No.	Symbol	Function	1/0	I/O circuit	PROM mode function
35 34 33 32	PA0 PA1 PA2 PA3	Low threshold type input-only ports These pins can be used for key data acquisition. Pull-down resistors can be specified as an option. This specification is in 4-pin units and cannot be made for individual pins. Input is disabled in backup mode.	lnput	BACKUP Proption A01887	
30 29 28 27 26 25 24	PB0 PB1 PB2 PB3 PC0 PC1 PC2 PC3	Output-only ports Since the output transistor impedance is due to an unbalanced type CMOS circuit these pins can be used effectively for key scan timing. These pins go to the high-impedance output state in backup mode. These pins go to the low level on a reset (RES = low).	Output		
22 21 20 19	PD0 PD1 PD2 PD3	Output-only ports These are normal CMOS outputs. These pins go to the high-impedance output state in backup mode. These pins go to the low level on a reset (RES = low).		BACKUP A01988	
18 17 16 15	PE0*1 PE1/SCK PE2/SO PE3/SI	I/O ports These ports are switched between input and output mode as follows. The execution of an input instruction (IN, TPT or TPF) locks the corresponding port in input mode and an output instruction (OUT, SPB or RPB) locks the port in output mode. These pins go to input mode on a reset (RES = low). In backup mode, these pins go to input mode with input disabled.		BACKUP	Data I/O PE0: D0 PE1: D1 PE2: D2
14 13 12 11	PF0 PF1 PF2 PF3	I/O ports These ports are switched between input and output by the FPC instruction. These ports can be set to input or output in single-pin units. These pins go to input mode on a reset (RES = low). In backup mode, these pins go to input mode with input disabled.	1/O	PROM mode	PE3: D3 PF0: D4 PF1: D5 PF2: D6 PF3: D7
6 5	PG0 PG1	Input-only ports Input is disabled in backup mode.	Input	BACKUP PROM mode A01906	PROM control signal inputs PG0: CE PG1: OE
4 3	PG2 PG3			BACKUP A01691	

Note: 1. SCK, SO and SI can only be used when the LC72321 is used.

Pin No.	Symbol	Function	1/0	I/O circuit	PROM mode function
10 9 8 7	PH0 PH1/BEEP*2 PH2/DAC1*3 PH3/DAC2	Output-only ports Since these ports are high breakdown voltage open drain n- channel transistor outputs, they can be used effectively for band power supply switching. Note that PH2 and PH3 are also used as the DAC1 and DAC2 outputs. These outputs go to the high-impedance state on a reset (RES = low) and in backup mode.	Output	BACKUP A01892	
39 38 37 36	PI0/\$25 PI1/\$26 PI2/\$27 PI3/\$28	Output-only ports Although these ports are CMOS outputs they can be switched to use as LCD drivers. The SS and RS instructions are used to switch the pin functions. These pins cannot be switched in single-pin units. These pins are selected as LCD drivers when RES is low and when power is first applied and output an LCD off signal at that time. These pins are held at the low level in backup mode. Note that when these pins are used as general-purpose ports under option specification, they output the content of IPORT when LPC is 1 and the content of the general-purpose output port latch when LPC is 0.	Output	LPC BACKUP	
63 to 50	S1 to S14	LCD driver segment outputs The frame frequency is 100 Hz. The drive technique is 1/2 duty - 1/2 bias. These pins output an LCD off signal when RES is tow and	I/O	PROM mode BACKUP	Address inputs S1: A0 to S14: A13
49 to 40	S15 to S24	when power is first applied. These pins are held at the low level in backup mode. These ports can be used a general-purpose output ports under option specification.		BACKUP A01895	
65 64	COM1 COM2	LCD driver common outputs The drive technique is 1/2 duty - 1/2 bias. These pins output the same signals when RES is low and when power is first applied as they do in normal operation. These pins are held at the low level in backup mode.	Output	BACKUP	
74	FMIN	FM VCO (local oscillator) input Input must be applied using capacitor coupling. Input frequency range: 10 to 130 MHz		;	
75	AMIN	AM VCO (local oscillator) input Input must be applied using capacitor coupling. The bandwidth accepted by this pin can be selected by the PLL instruction CW1 bit as follows. High (2 to 40 MHz) → SW Low (0.5 to 10 MHz → LW, MW		HOLD. PLL STOP instruction. A01897	
Motor 2	The BEER pip can cal	ly be used when the LC72321 is used.	<u> </u>	· · · · · · · · · · · · · · · · · · ·	

Note: 2. The BEEP pin can only be used when the LC72321 is used.
3. DAC1 and DAC2 cannot be used in the LC72323.

Pin No.	Symbol	Function	1/0	I/O circuit	PROM mode function
70	HCTR	Universal counter input Input must be applied using capacitor coupling. Input frequency range: 0.4 to 12 MHz This counter is effective for FM IF and AM IF counting.		<u></u>	
71	LCTR	Universal counter input Input must be applied using capacitor coupling for inputs in the 100 to 150 kHz range. Capacitor coupling is not required for inputs in the 1 to 20 Hz range. This counter can be used for AM IF counting.	Input	HOLD. PLL STOP instructions	
69	ADI	A/D converter input A 6-bit successive-approximation conversion requires 1.28 ms. Full scale (the voltage for which the result is 3FH) is 63/96 of V _{DD} .	Input	ref HOLD. PLL STOP instructions	
66	ĪNT	Interrupt request input An interrupt occurs when the INTEN flag is set (by the SS instruction) and a falling edge signal is applied.	Input	A01888	
77 78	EO1 EO2	Reference frequency and programmable divider output phase comparator error outputs These pln circuits include a charge pump. EO1 and EO2 are identical.	Output	A01900	
72	SNS	Input used to determine whether a power failure has occurred in backup mode This pin can also be used as a normal input port.	Input	A01901	
67	HOLD	Input that sets the LC72P321 to hold mode The LC72P321 goes to hold mode when the HOLDEN flag is set (with an SS instruction) and HOLD is set to low. A high breakdown voltage circuit is used here so that this pin can be used in conjunction with a normal power switch.	Input	A01901	
68	RES	System reset input A low level that lasts at least 75 ms must be provided to assure a power-up reset. The reset starts after at least 6 master clock cycles have been input.	Input	A01898	
1 80	XIN XOUT	Crystal oscillator connections (4.5 MHz) A feedback resistor is built in.	Input Output	X IN XOUT A01802	
79 2	TEST1 TEST2	LSI test pins. These pins must be connected to V _{SS} in normal operation.			
31, 73	V _{DD}	Power supply + connections. Both pins must be connected to the power supply.			Write power supply Vpp
76	V _{SS}	Power supply – connection			

Options

No.	Description	Selections
1	WDT (watchdog limer) inclusion selection	WDT included
,	Waterday (mer) inclusion selection	No WDT
2	Port A pull-down resistor inclusion selection	Pull-down resistors included
	1 STEA PUIPEOWITTESISTOL INCIDSION SELECTION	No pull-down resistors
		2.67 μs
3	Cycle time selection	13.33 µs
		40.00 μs
4	LCD port/general purpose port selection	LCD ports
	COD polygeneral pulpose port selection	General purpose output ports

Usage Notes

The LC72P321 is provided for early production of end products based on the Sanyo LC72321/322/323 microcontrollers. Keep the following points in mind when using this product.

1. Differences between the LC72P321 and the LC72321/322/323

Parameter		LC72P321	LC72321/322/323
Operating temperature (Topg)		-30 to +70 °C	-40 to +85°C
Operation immediately following power-on		After the 75 ms power on reset period, the LSI internal option settings are set up during a period of about 1 ms. After that operation completes, program execution starts with the program counter set to location 0.	After the 75 ms power on reset period, program execution starts with the program counter set to location 0.
Input type of the A port immediately following power on*		No pull-down resistors	Pull-down resistors are included or not according to the option specifications.
Output type of the S1 to S28 outputs immediately following power-on*		LCD ports	These pins function as either LCD ports or general- purpose output ports according to the option specifications.
Power-down detection voltage (VDET)		Minimum: 3.0 V Typical 3.5 V Maximum: 4.0 V	Minimum: 2.7 V Typical: 3.0 V Maximum: 3.3 V
	I _{DD} 2	Conditions: V _{DD} = 5.0 V, PLL stopped CT = 2.67 μs (HOLD mode, figure 1) Typical: 2.7 mA	Conditions: V _{DD} 2, PLL stopped CT = 2.67 μs (HOLD mode, Figure 1) Typical: 1.5 mA
Current drain	I _{DD} 3	Conditions: V _{DD} = 5.0 V, PLL stopped CT = 13.33 μs (HOLD mode, figure 1) Typical: 1.7 mA	Conditions: V _{DD} 2, PLL stopped CT = 13.33 μs (HOLD mode, Figure 1) Typical: 1.0 mA
	I _{DD} 4	Conditions: V _{DD} = 5.0 V, PLL stopped CT = 40.00 μs (HOLD mode, figure 1) Typical: 1.5 mA	Conditions: V _{DD} 2, PLL stopped CT = 40.00 μs (HOLD mode, Figure 1) Typical: 0.7 mA
The TEST1 and TEST2 pins		These are LSI test pins and must be connected to $V_{\rm SS}$.	These are LSI test pins and must be either left open or connected to V _{SS} .

Note: This refers to the option setup time of about 1 ms that occurs following the period of about 75 ms from power application.

2. PLA and options

The LC72P321 uses address 2000H to 201FH in the same address space as program memory for the PLA pattern and addresses 2020H to 2033H for specifying the options. This option specification allows the LC72P321 to implement the same option setup as the target LC72321/322/323 product.

• LC72P321 option types

Symbol	Option Type	Selections
WDT	MDT (watchdog times) inclusion calenting	WDT included
*****	WDT (watchdog timer) inclusion selection	No WDT
APPDN	A part pull down register inclusion acleration	Pull-down resistors included
	A port pull-down resistor inclusion selection	No pull-down resistors
-		2.67 μs
CTIM	Cycle time selection	13.3 3 μs
		40.00 μs
LCDP	LCD port/general purpose port selection	LCD ports
	Lob portigeneral purpose port selection	General purpose output ports

Note that these options are not set up until the 1 ms option setup period, which follows 75 ms after power is first applied, has passed.

3. Mass production product printed circuit board When using the I C72P321 with the mass production

When using the LC72P321 with the mass production product printed circuit board used with the LC72321/322/323 end product, always connect both the TEST1 and TEST2 pins to V_{SS} and always connect both V_{DD} pins 31 and 73 to the + side of the power supply.


4. PROM space

Option specification area
Option specification area
, , , , , , , , , , , , , , , , , , , ,
PLA specification area
•
Drogram area
Program area 8K bytes
(4K × 16 bits)

- 5. ROM ordering techniques when using the Sanyo (for-fee) PROM writing service
 - When ordering one-time versions and mask ROM versions at the same time
 Provide a filled-out one-time version order form along with a PROM to which the mask ROM version program and option data have been written and the mask ROM order form.
 - When ordering one-time versions only
 Provide a filled-out one-time version order form along with a PROM to which the program and option data have been written.

- 6. Conditions prior to mounting
 - · Products written by the user

When the LC72P321 is purchased before the PROM has been written, it must be mounted according to the following procedure.



Products written by Sanyo
 When the LC72P321 is purchased after the PROM has been written, it must be mounted according to the following procedure.

Note: Since it is not possible to perform a full test of one-time PROM microcontrollers (i.e., products in which the PROM has not been written) before shipment, there will be some reduction in the writing yield.


Usage Techniques

- 1. Techniques for writing the on-chip PROM
 - There are two techniques for writing to the LC72P321 on-chip PROM as follows.
 - Using a general-purpose EPROM programmer

 If a general-purpose EPROM programmer is to be used, the PROM can be written by using a special-purpose
 PROM writing socket, the LC72E32 ADAPTER FOR EPROM PROGRAMMER. The EPROM programmer
 should be set to use the "27512 (Vpp = 12.5 V) Intel high-speed write" technique. The address range should be set
 to locations 0 to 2033H.
 - Using the RE32 in-circuit emulator
 If the RE32 in-circuit emulator is to be used for PROM writing, the PROM can be written by using a special-purpose PROM writing socket, the LC72E32 Adapter for RE32 Programmer. Use the PGOTP command as the writing technique.

2. Special-purpose PROM writing socket

As mentioned above, there are two special-purpose PROM writing sockets. These sockets must only be used for their intended writing technique.



General-purpose EPROM programmer adapter:


Product name: LC72E32 Adapter for EPROM Programmer

Product code: NDK-DC-001-A RE32 in-circuit emulator adapter:


Product name: LC72E32 Adapter for RE32

Product code: NDK-DC-003-A

Pin Assignment



Block Diagram



LC72P321 Instruction Table

Abbreviations:

ADDR: Program memory address [12 bits]

b: Borrow

B: Bank number [2 bits]

C: Carry

DH: Data memory address high (row address) [2 bits]DL: Data memory address low (column address) [4 bits]

I: Immediate data [4 bits]
M: Data memory address

N: Bit position [4 bits]
Pn: Port number [4 bits]

r: General register (one of the locations 00 to 0FH in bank 0)

Rn: Register number [4 bits]

(): Contents of register or memory

()n: Contents of bit N of register or memory

Instruction Group		Оре	rand			Machine code						
Instru	Mnemonic	151	2nd	Function	Operation	D15 14 13 12	11 10	9 8	7 6 5 4	3 2 1 D0		
	AD	r	М	Add M to r	r ← (r) + (M)	0 1 0 0	0 0	DH	DL	Rn		
	ADS	r	М	Add M to r, then skip if carry	r ← (r) + (M) skip if carry	0 1 0 0	0 1	DH	DL	Rn		
ons	AC	r	М	Add M to r with carry	r ← (r) + (M) + C	0 1 0 0	1 0	DH	DL	Rn		
Addition instructions	ACS	r	м	Add M to r with carry, then skip if carry	r ← (r) + (M) + C skip if carry	0 1 0 0	1 1	DH	DL	Rn		
Ji Li	Al	М	1	Add I to M	M ← (M) + I	0 1 0 1	0 0	DH	DL	I		
Additic	AIS	М	ı	Add I to M, then skip if carry	M ← (M) + I skip if carry	0 1 0 1	0 1	DH	DL	1		
	AIC	М	1	Add I to M with carry	M ← (M) + I + C	0 1 0 1	1 0	DH	DL	l I		
	AICS	М	. 1	Add I to M with carry, then skip if carry	M ← (M) + I + C skip if carry	0 1 0 1	1 1	DH	DL	1		
	SU	r	М	Subtract M from r	r ← (r) – (M)	0 1 1 0	0 0	Ы	DL	Rn		
	SUS	r	М	Subtract M from r, then skip if borrow	$r \leftarrow (r) - (M)$ skip if borrow	0 1 1 0	0 1	DH	DL	Rn		
SE	SB	r	М	Subtract M from r with borrow	$r \leftarrow (r) - (M) - b$	0 1 1 0	1 0	DH	DL	Rn		
Subtraction instructions	SBS	r	М	Subtract M from r with borrow, then skip if borrow	r ← (r) − (M) − b skip if borrow	0 1 1 0	1 1	DH	DL	Rn		
ţġ	SI	М	ı	Subtract I from M	M ← (M) − I	0 1 1 1	0 0	DН	DL	i		
Subtrac	SIS	м	ı	Subtract I from M, then skip if borrow	M ← (M) − I skip if borrow	0 1 1 1	0 1	DH	DL	1		
0,	SIB	М	ı	Subtract I from M with borrow	M ← (M) − 1 − b	0 1 1 1	1 0	DH	DL	ı		
	SIBS	М	ı	Subtract I from M with borrow, then skip if borrow	$M \leftarrow (M) - 1 - b$ skip if borrow	0 1 1 1	1 1	DH	DL	I		
SC	SEQ	r	М	Skip if r equals M	r – M skip if zero	0 0 0 0	0 1	DН	DL	Rn		
Comparison instructions	SGE	r	М	Skip if r is greater than or equal to M	r - M skip if not borrow $(r) \ge (M)$	0 0 0 0	1 1	ĎH	DL	Rn		
parison	SEQI	М	ı	Skip if M equal to I	M — I skip if zero	0 0 1 1	0 1	DH	DL	ı		
Co	SGEI	М	ı	Skip if M is greater than or equal to 1	M-1 skip if not borrow $(M) \ge 1$	0 0 1 1	1 1	DH	DL	l		

LC72P321

Continued from preceding page.

Instruction Group	Mnemonic	Оре	rand	Function		Machine code													
		1st	2nd		Operation	D15	14	13	12	11	10	9 8	7 6 5 4	3 2 1 D0					
ation	AND	М	1	AND I with M	M ← (M) ∧ I	0	0	1	1	0	0	ÐН	DL	ı					
Logical operation instructions	OR	М	ı	OR I with M	M ← (M) ∨ !	0	0	1	1	1	0	DH	DL	t					
Logic	EXL	r	М	Exclusive OR M with r	$r \leftarrow (r) \oplus (M)$	0	0	1	0	0	0	DH	DL	Rn					
	LD	r	М	Load M to r	r ← (M)	1	0	0	0	0	0	DH	DL	Rπ					
Transfer instructions	ST	М	r	Store r to M	M ← (r)	1	0	0	٥	0	1	DH	DL	Rn					
	MVRD	r	м	Move M to destination M referring to r in the same row	[DH, Rn] ← (M)	1	0	0	0	1	0	DH	DL	Яn					
	MVRS	М	r	Move source M referring to r to M in the same row	M ← [DH, Rn]	1	0	0	0	1	1	DH	DL	Rn					
	MVSR	M1	M2	Move M to M in the same row	[DH, DŁ1] ← [DH, DL2]	1	0	0	1	٥	0	DΗ	DL1	DL2					
1	MVI	М	-	Move I to M	M ← I	1	0	0	1	٥	1	DH	DL	1					
	PLL	М	r	Load M to PLL registers	PLL r ← PLL DATA	1	0	0	1	1	0	DH	DL	Rn					
t tions	ТМТ	М	N	Test M bits, then skip if all bits specified are true	if M (N) = all "1", then skip	1	0	1	0	0	1	DН	DL	N .					
Bit test instructions	TMF	М	N	Test M bits, then skip if all bits specified are false	if M (N) = all "0", then skip	1	0	1	0	1	1	DН	DL	N					
e ·	JMP	ADDR		Jump to the address	PC ← ADDR	1	0	1	1			A	DDR (12 bits)						
Jump and subroutine call instructions	CAL	AD	DR	Call subroutine	PC ← ADDR Stack ← (PC) + I	1	1	0	0	ADDR (12 bits)									
Fins	RT			Return from subroutine	PC ← Stack	1	1	0	1	0	1	0 0	0 0 0 0	0000					
- <u>2</u> <u>8</u>	RTI			Return from interrupt	PC ← Stack	1	1	0	1	0	1	0 1	0 0 0 0	0000					
F/F test instructions	ТТМ	2		Test timer F/F then skip if it has not been set	if timer F/F = "0", then skip	1	1	0	1	0	1	1 0	0 0 0 0	N					
F/F test instruction	TUL	N		Test unlock F/F then skip if it has not been set	if UL F/F = "0", then skip	1	1	0	1	0	1	1 1	0000	N					
ctions	ss	N		Set status register	(Status register 1) N ← 1	1	1	Q	1	1	1	0 0	0000	N					
r instru	RS	N		Reset status register	(Status register 1) N ← 0	1	1	0	1	1	1	0 1	0 0 0 0	N					
Status register instructions	тѕт	N		Test status register true	if (Status register 2) N = all "1", then skip	1	1	0	1	1	1	1 0	0 0 0 0	N					
	TSF	N		Test status register false	if (Status register 2) N = all "0", then skip	1	1	0	1	1	1	1 1	0 0 0 0	N					
Bank switching instructions	BANK	В		Select bank	BANK ← B	1	1	0	1	0	0	В	0000	0 0 0 0					

Instruction Group		Ope	rand			Machine code															
	Mnemonic	1st	2nd	Function	Operation		14	13	12	11	10	9	8	7	6	5	4	3	2	1 D	ю
	LCD	М	_	Output segment pattern to LCD digit direct	LCD (DIGIT) ← M	1	1	1	0	0	0	D	Ηį		D	L			DIG	iIT	
	LCP	М	1	Output segment pattern to LCD digit through PLA	LCD (DIGIT) ← PLA ← M	1	1	1	0	0	1	D	Ŧ		D	L			DIG	ilΥ	
,,	IN	М	Р	Input port data to M	$M \leftarrow (Port(P))$	1	1	1	0	1	0	D	Н		D	L		П	P	,	
ion	OUT	М	P	Output contents of M to port	(Port (P)) ← M	1	1	1	0	1	1	D	Н		D	Ļ			P	,	
Iznci	SPB	Р	N	Set port bits	(Port (P)) N ← 1	1	1	1	1	0	0	0	0		F	,		İ	N		\neg
I/O instructions	RPB	Р	N	Reset port bits	(Port (P)) N ← 0	1	1	1	1	0	1	0	1		F	,			N	,	
	TPT	Р	N	Test port bits, then skip if all bits specified are true	if (Port (P)) N = all "1", then skip	1	1	1	1	1	0	1	0		F	,			N	1	
	TPF	Р	N	Test port bits, then skip if all bits specified are false	if (Port (P)) N = all "0", then skip	1	1	1	1	1	1	1	1		P)			N	I	
counter ns	ucs	1		Set I to UCCW1	UCCW1 ← I	0	0	0	0	0	0	0	1	0	0	0	0		ı		
Universal counter instructions	ucc	I		Set I to UCCW2	UCCW2 ← I	0	0	0	0	0	0	1	1	0	0	0	0		1		
	FPC	N		F port I/O control	FPC latch ← N	0	0	0	1	0	0	0	0	0	0	0	0			$\overline{}$	コ
S	CKSTP			Clock stop	Stop clock if HOLD = 0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0 (0
Other instructions	DAC	ı		Load M to D/A registers	DA reg ← DAC DATA	0	0	0	0	0	0	1	0	0	Q	0	0		ı		
ir.	SIO	Ī1	12	Serial I/O control	SIOCW ← 1 2	0	0	0	1	0	0	1	1		11	1			12	<u> </u>	_]-
ı ins	SIOL	М	·	Load SIO reg to M	M ← SIO reg	0	0	0	1	1	0	D	н		D	L			ı		
j.	SIOS	М	: I	Store M to SIO reg	SIO reg ← M	0	0	0	1	0	1	D	Н		D	L			I		
٠	BEEP	ı		Beep control	BEEP reg ← I	0	0	0	1	0	0	1	0	0	0	0	0		J		<u> </u>
	NOP			No operation		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - 1 Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provide information as of April, 1995. Specifications and information herein are subject to change without notice.