



Single Chip Microcontroller Plus PLL LSI with On-Chip UVEPROM

Preliminary

Overview

The LC72E32 microcontroller is an on-chip UVEPROM version of the LC7232N single-chip microcontroller plus PLL product. The LC72E32 has the same functions and pin assignment as the LC7232N mask ROM version. Its on-chip EPROM has an 8-Kbyte capacity and a 4-Kword by 16-bit organization. Since programs can be rewritten multiple times, the LC72E32 is optimal for program development.

Features

- Options can be switched with EPROM data


 The LC7232N option functions can be specified with

 EPROM data. This allows the actual mass production
 printed circuit board to be used for test product
 evaluation
- 8 Kbytes (with a 4-Kword by 16-bit organization) of UVEPROM on chip
 The LC72E32 includes 8 Kbytes of UVEPROM (ultraviolet erasable EPROM) on chip.
- The pin arrangement is identical to that of the LC7232N mask ROM version, i.e., pin compatibility is maintained.

Package Dimensions

unit: mm

3152A-QFP80



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	get	-0.3 to +6.5	V
Input voltage	V _{IN} 1	HOLD, INT, RES, ADI, SNS, and the G port	+0.3 to +13	V
input voltage	V _{IN} 2	Inputs other than V _{IN} 1	#0.3 to V _{DD} # 0.3	V
Output voltage	V _{OUT} 1	H port	-0.3 to +15	V
Output voltage	V _{OUT} 2	Outputs other than V _{OUT} 1	-0.3 to V _{DD} + 0.3√	/ V
	I _{OUT} 1	All D and H port pins	0 to 5	mA
Output current	I _{OUT} 2	All F and F port pins	0 to 3	mA
Output current	I _{OUT} 3	All B and C port pins	0 to 1	mA
	I _{OUT} 4	S1 to S28 and all I port pins	∮ √ 0 to 1	mA
Allowable power dissipation	Pd max	Topg = 10 to 40°C	400	mW
Operating temperature	Topr		A 10 to 40	°C
Storage temperature	Tstg		45 to +125	°C


Note: There are circuits in this IC with reduced resistance to damage from static electricity. Thus special care is required when handling this product. Allowable Operating Ranges at Ta = 10 to 40° C, $V_{DD} = 3.5$ to 5.5 V Allowable Operating Ranges at Ta = 10 to 40 °C, V_{DD} = 3.5 to 5.5 V

V_DD1					Ratings		
Supply voltage	Parameter	Symbol	Conditions	min 🦯	typ	max	Unit
V_DD3 Memory retention voltage		V _{DD} 1	CPU and PLL operating	4.5		5.5	V
Night G port 0.7 Vpp 8.0 V Vind Start Vind Vin	Supply voltage	V _{DD} 2	CPU operating	3.5		5.5	V
ViH2		V _{DD} 3	Memory retention voltage	1.3		5.5	V
New Year New Year		V _{IH} 1	G port	0.7 V _{DD}		8.0	V
nput high level voltage Viii		V _{IH} 2	res, int. fold 0.8 V _{DD}	Ĵ	8.0	V	
Vi	Input high lovel veltage	V _{IH} 3	sns	2.5		8.0	V
Vi	input high level voltage	V _{IH} 4	A port	0.6 V _{DD}		V_{DD}	V
VIL1 G port 0		V _{IH} 5	Eand F ports	0.7 V _{DD}		V_{DD}	V
Vi_2 RES_DOT O 0.2 V_DD V		V _{IH} 6		0.8 V _{DD}		V_{DD}	V
nput low level voltage Vi_L3 SNS 0		V _{IL} 1 ^{dd} , ^{dd}		0		0.3 V _{DD}	V
nput low level voltage VI_L4		V _{iL} 2		0		0.2 V _{DD}	V
V _{IL} 5		V ₁ 23	SINS	0		1.3	V
VI_C	Input low level voltage	≥ V _{IL} 4 ≥	A port	0		0.2 V _{DD}	V
Vist Hold 0	g de l'	*		0		0.3 V _{DD}	V
Tin XiN		V _{IL} 6	LCTR (period measurement), V _{DD} 1	0		0.2 V _{DD}	V
FMIN, VIN3, VDD1		V _{IL} 7	HOLD	0		0.4 V _{DD}	V
Fin3 FMIN, Vin3, V _{DD} 1 10 150 MHz	and the second s	fiN⁴≘	L 8 8	4.0	4.5	5.0	MHz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		f _{IN} 2		10		130	MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	//	f _{IN} 3		10		150	MHz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input frequency	t _{iN} 4		0.5		10	MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	input frequency	∜∖ f _{IN} 5	AMIN (H), V _{IN} 5, V _{DD} 1	2.0		40	MHz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		f _{IN} 6	HCTR, V _{IN} 6, V _{DD} 1	0.4		12	MHz
ViN1 XIN 0.50 1.5 Vrms V _{IN2} FMIN 0.10 1.5 Vrms V _{IN3} FMIN 0.15 1.5 Vrms V _{IN4} , 5 AMIN 0.10 1.5 Vrms V _{IN6} , 7 LCTR, HCTR 0.10 1.5 Vrms		f _{IN} 7	LCTR (frequency), V _{IN} 7, V _{DD} 1	100		500	kHz
V _{IN} 2 FMIN 0.10 1.5 Vrms nput amplitude V _{IN} 3 FMIN 0.15 1.5 Vrms V _{IN} 4,5 AMIN 0.10 1.5 Vrms V _{IN} 6,7 LCTR, HCTR 0.10 1.5 Vrms		f _{IN} 8	LCTR (period), V _{IH} 6, V _{IL} 6, V _{DD} 1	1		20×10^3	Hz
Nput amplitude V _{IN} 3 FMIN 0.15 1.5 Vrms V _{IN} 4, 5 AMIN 0.10 1.5 Vrms V _{IN} 6, 7 LCTR, HCTR 0.10 1.5 Vrms		√ V _{IN} 1	XIN	0.50		1.5	Vrms
V _{IN} 4, 5 AMIN 0.10 1.5 Vrms V _{IN} 6, 7 LCTR, HCTR 0.10 1.5 Vrms		V _{IN} 2	FMIN	0.10		1.5	Vrms
V _{IN} 6,7 LCTR, HCTR 0.10 1.5 Vrms	Input amplitude	V _{IN} 3	FMIN	0.15		1.5	Vrms
		V _{IN} 4, 5	AMIN	0.10		1.5	Vrms
nput voltage range V _{IN} 8 ADI 0 V _{DD} V		V _{IN} 6, 7	LCTR, HCTR	0.10		1.5	Vrms
	Input voltage range	V _{IN} 8	ADI	0		V_{DD}	V

Electrical Characteristics for the Allowable Operating Ranges


Б	0 1 1	0 111		Ratings		11.7
Parameter	Symbol	Conditions	min	typ	max	Unit
Hysteresis	V _H	LCTR (period), RES, INT	0.1 V _{DD}		s.,	V
Rejected pulse width	P _{REJ}	SNS		11	50	μs
Power-down detection voltage	V _{DET}		3.0	3.5	4.0	V
	I _{IH} 1	INT, HOLD, RES, ADI, SNS, and G port: V _I = 5.5 V	and the second		3.0	μA
Input high level current	I _{IH} 2	A, E, and F ports: E and F ports with outputs off, A port with no R_{PD} , $V_I = V_{DD}$			3,6	μA
input night level current	I _{IH} 3	XIN: $V_I = V_{DD} = 5.0 \text{ V}$	2.0	5.0	<i>j</i> 15	μΑ
	I _{IH} 4	FMIN, AMIN, HCTR, LCTR: $V_I = V_{DD} = 5.0 \text{ V}$	4.0	10	30	μΑ
	I _{IH} 5	A port: With an R_{PD} , $V_I = V_{DD} = 5.0 \text{ V}$	1 200	50	11	μΑ
	I _{IL} 1	INT, HOLD, RES, ADI, SNS, and G port: $V_I = V_{SS}$			3.0	μΑ
Input low level current	I _{IL} 2	A, E, and F ports: E and F ports with outputs off, A port with no R _{PD} , $V_{L} = V_{SS}$			3.0	μΑ
	I _{IL} 3	XIN: V _{IN} = V _{SS}	2.0	<i>f</i> 3 5.0	15	μΑ
	I _{IL} 4	FMIN, AMIN, HCTR, LCTR: V _I = V _{SS}	4.0	// 10	30	μΑ
Input floating voltage	V _{IF}	A port: With an R _{PD}		1	0.05 V _{DD}	V
Pull-down resistance	R _{PD}	A port: With an R _{PD} , $N_{DD} = 5.0 \text{ W}$	7 5	100	200	kΩ
	I _{OFFH} 1	EO1, EO2: V _O = V _{DD}		0.01	10	nA
Output high level off leakage current	I _{OFFH} 2	B, C, D, E, F, and I ports: $V_O = V_{DD}$	A A A		3.0	μΑ
	I _{OFFH} 3	H port: $V_0 = 13.0$	11		5.0	μΑ
Output low level off leakage current	I _{OFFL} 1	EO1, EO2: V _O = V _{SS}	11	0.01	10	nA
	I _{OFFL} 2	B, C, D, E, F, and ports $V_Q = V_{DD}$	1		3.0	μΑ
	V _{OH} 1	B and C ports: lo ≠ 1 mA	V _{DD} – 2.0	V _{DD} – 1.0	V _{DD} – 0.5	V
	V _{OH} 2	E and F ports: 10 = 1 mA	V _{DD} – 1.0			V
	V _{OH} 3	EQ1, EO2: I _O = 500 µA	V _{DD} – 1.0			V
Output high level voltage	V _{OH} 4	XOUT: I _O # 200 μA	V _{DD} – 1.0			V
	V _{OH} 5	S1 to \$28 and 1 point: I _O = -0.1 mA	V _{DD} – 1.0			V
	V _{ØH} 6	D port: 10 = 5 mA	V _{DD} – 1.0	V 0.5	V 00	V
	V _{OH} 7	COM1 and COM2: I _O ≠ 25 µA	V _{DD} – 0.75	V _{DD} – 0.5	V _{DD} - 0.3	V
,	⁷ √V _{OL} 1	B and C ports: I _O = 50 µA	0.5	1.0	2.0	V
	V _{OL} 2	E and F ports: I _O = 1 mA EO1 EO2: I _O = 500 μA			1.0	V
//	VOL9	XOUT: I _O = 200 μA			1.0	V
Output low level voltage	VOL™ Vö⊾5:	S1 to S28 and I port: I _O = 0.1 mA			1.0	V
get and the second	V _{OL} 6	D porty of 5 mA			1.0	V
1/	V _{OL} 7	COM1, COM2: I _O = 25 μA	0.3	0.5	0.75	V
	VOL3 VOL8	H port: I _O = 5 mA	(150 Ω) 0.75	0.0	(400 Ω) 2.0	V
Output middle level voltage	V _M 1	COM1, COM2: V _{DD} = 5.0 V, I _O = 20 μA	2.0	2.5	3.0	V
A/D conversion error	No.	ADI: V _{DD} 1	-1/2	2.0	1/2	LSB
	I _{DD} 1	V _{DD} 1, f _{IN} 2 = 130 MHz		15	20	mA
	l _{DD} 2	V _{DD} = 5.0 V, PLL stopped, CT = 2.67 μs (HOLD mode, Figure 1)		2.7	-	mA
	I _{DD} 3	V _{DD} = 5.0 V, PLL stopped, CT = 13.33 μs (HOLD mode, Figure 1)		1.7		mA
Current drain	I _{DD} 4	V _{DD} = 5.0 V, PLL stopped, CT = 40.00 μs (HOLD mode, Figure 1)		1.5		mA
		V _{DD} = 5.5 V, oscillator stopped, Ta = 25°C (BACK UP mode, Figure 2)			5	μA
	I _{DD} 5	V _{DD} = 2.5 V, oscillator stopped, Ta = 25°C (BACK UP mode, Figure 2)			1	μA

Test Circuits



Note: PB to PF, PH, and PI are all open. However, PE and PF are output-selected.

Figure 1 I_{DD}2 to I_{DD}4 in HOLD Mode



Note: PA to PI, S1 to S24, COM1, and COM2 are all open.

Figure 2/ J_{DD}5 in BACK UP Mode

Pin Functions

Pin	Pin No.	Function	I/O	I/O circuit type	EPROM mode function
PA0 PA1 PA2 PA3	35 34 33 32	Low threshold type dedicated input port These pins can be used, for example, for key data acquisition. Built-in pull-down resistors can be specified as an option. This option is in 4-pin units, and cannot be specified for individual pins. Input through these pins is disabled in BACKUP mode.	Input	BACK UP Option A01887	
PB0 PB1 PB2 PB3 PC0 PC1 PC2 PC3	30 29 28 27 26 25 24 23	Dedicated output ports Since the output transistor impedances are unbalanced CMOS, these pins can be effectively used for functions such as key scan timing. These pins go to the output high impedance state in BACKUP mode. These pins go to the low level during a reset, i.e., when the RES pin is low.	Output		
PD0 PD1 PD2 PD3	22 21 20 19	Dedicated output port These are normal CMOS outputs. These pins go to the output high impedance state in BACKUP mode. These pins go to the low level during a reset, i.e., when the RES pin is low.		BACK UP	
PE0 PE1 PE2 PE3 PF0 PF1 PF2 PF3	18 17 16 15 15	I/O port These pins are switched between input and output as follows. Once an input instruction (IN, TPT, or TPF) is executed, these pins latch in the input mode. Once an output instruction (OUT, SPB, or RPB) is executed, they latch in the output mode. These pins go to the input mode during a reset, i.e., when the RES pin is low. In BACKUP mode these pins go to the input mode with input disabled. I/O port These pins are switched between input and output by the FPC instruction. The I/O states of this port can be specified for individual pins. These pins go to the input mode during a reset, i.e., when the RES pin is low. In BACKUP mode these pins go to the input mode with input disabled.	de de la companya de	BACK UP EPROM mode A01869	Data I/O PE0: D0 PE1: D1 PE2: D2 PE3: D3 PF0: D4 PF1: D5 PF2: D6 PF3: D7
PG2 PG3	4 3	Dedicated input port Input through these pins is disabled in BACKUP mode.	Input	EPROM mode A01890	EPROM control signal inputs PG0: CE PG1: OE

Continued from preceding page.

Pin	Pin No.	Function	I/O	I/O circuit type	EPROM mode function
PH0 PH1 PH2 PH3	10 9 8 7	Dedicated output port Since these pins are high breakdown voltage n-channel transistor open-drain outputs, they can be effectively used for functions such as band power supply switching. Note that PH2 and PH3 also function as the DAC1 and DAC2 outputs. These pins go to the high impedance state during a reset, i.e., when the RES pin is low, and in BACKUP mode.	Output	BACK UP AGIBGE	
PI0/S25 PI1/S26 PI2/S27 PI3/S28	39 38 37 36	Dedicated output port While these pins have a CMOS output circuit structure, they can be switched to function as LCD drivers. Their function is switched by the SS and RS instructions. These pins cannot be switched individually. The LCD driver function is selected and a segment off signal is output when power is first applied or when RES is low. These pins are held at the low level in BACKUP mode. Note that when the general-purpose port use option is specified, these pins output the contents of IPORT when LRC is 1, and the contents of the general-purpose output port LATCH when LPC is 0.	Quiput	LCD output I port LPC BACK UP A01893	de de la companya de
S1 to S14	63 to 50	LCD driver segment outputs A frame frequency of 100 Hz and a 1/2 duty, 1/2 bias drive type are used.	1/1/0	EPROM mode BACK UP	Address input S1: A0 to S14: A13
S15 to S24	49 to 40	A segment off signal is output when power is first applied or when RES is low. These pins are held at the low level in BACKUP mode. The use of these pins as general-purpose output ports can be specified as an option.	Output	BACK UP	
COM1 COM2	65 per de 1	LCD driver common outputs A 1/2 duty, 1/2 bias drive type is used. The output when power is first applied or when RES is low is identical to the normal operating mode output. These pins are held at the low level in BACKUP mode.	Output	BACK UP A01896	
EWIN		FM VCO (local oscillator) input The input must be capacitor-coupled. The input frequency range is from 10 to 130 MHz. AM VCO (local oscillator) input	Input		
AMIN	75	ne band supported by this pin can be selected using the PLL instruction. High (2 to 40 MHz) → SW Low (0.5 to 10 MHz) → LW and MW		HOLD or PLL STOP instruction	

Continued on next page.

Continued from preceding page.

Pin	Pin No.	Function	I/O	I/O circuit type	EPROM mode function
HCTR	70	Universal counter input The input should be capacitor-coupled. The input frequency range is from 0.4 to 12 MHz. This input can be effectively used for FM IF or AM IF counting.			
LCTR	71	Universal counter input The input should be capacitor-coupled for input frequencies in the range 100 to 150 kHz. Capacitor coupling is not required for input frequencies from 1 to 20 Hz. This input can be effectively used for AM IF counting.	Input	HOLD or PLL STOP instruction Ad 1897	A de de la companya d
ADI	69	A/D converter input A 1.28 ms period is required for a 6-bit sequential comparison conversion. The full scale input is ((63/96) · V _{DD}) for a data value of 3FH.	Input	ref HOLD or PLL STOP instruction	
INI	66	Interrupt request input An interrupt is generated when the INTEN flag is set (by an SS instruction) and a falling edge is input.	Input	A01899	
EO1 EO2	77 78	Reference frequency and programmable divisor phase comparison error outputs Charge pump circuits are built in. EO1 and EO2 are the same	Output	A01900	
SNS	72	Input pin used to determine if a power outage has occurred in BACKUP mode This pin can also be used as a normal input port.	Input	A01901	
HOLD	67	Input pin used to force the LC72E32 to HQLD mode The LC72E32 goes to HQLD mode when the HOLDEN flag is set (by an SS instruction) and the HOLD input goes low. A high breakdown voltage circuit is used so that this input can be used in conjunction with the normal power switch.	Input	A01901	
RES	68	System reset input This signal should be held low for 75 ms after power is first applied to effect a power up reset. The reset starts when a low level has been input for at least six reference clock cycles.	Input	A01899	
XIN	1 80	Crystal oscillator connections (4.5 MHz) A feedback resistor is built in.	Input Output	X I N D A01902	
TEST1 TEST2	79 2	LSI test pins. These pins must be connected to V _{SS} .			
V _{DD}	31, 73	Power supply + connections. Both pins must be connected.			EPROM write power Vpp
V _{SS}	76	Power supply – connection.			

Option

No.	Description	Selections	
1	WDT (watchdag timer) including collection	WDT included	
'	WDT (watchdog timer) inclusion selection	No WDT	
2	Port A pull-down resistor inclusion selection	Pull-down resistors included	
	Fort A pull-down resistor inclusion selection	No pull-down resistors	
		2.67 µs	
3	Cycle time selection 13.33 µs		
		40.00 μs	d
4	LCD port/general-purpose port selection	LCD ports	and the second
4	LCD port/general-purpose port selection	General-purpose output ports	



Usage Notes

The LC72E32 is provided for development of LC7232N application programs and for LC7232N function evaluation. The points listed below required attention when using the LC72E32

1. Differences between the LC72E32 and the LC7232N

Item		LC72E32 LC7232N
Operating temperatu	ire (Topr)	10 to 40 °C
Operation immediately following power on		After the 75 ms power on reset period, the LSI internal option settings are set up during a period of about 1 ms. After the 75 ms power on reset period, program execution starts with the program counter set to location 0.
Input type of the A p immediately following		No pull-down resistors are included or not according to the option specifications.
Output type of the S outputs immediately power on*		LCD ports These pins function as either LCD ports or general-purpose output ports according to the option specifications.
Power-down detection voltage (V _{DET})		Minimum: 3.0 V Typical: 3.5 V Maximum; 4.0 V Maximum; 3.0 V Maximum: 3.3 V
	I _{DD} 2	Conditions: V _{DD} = 5.0 V PLL stopped CT = 2.67 μs (HOLD mode, Figure 1) Typical: 2.7 mA Conditions: V _{DD} 2, PLL stopped CT = 2.67 μs (HOLD mode, Figure 1) Typical: 1.5 mA
Current drain	I _{DD} 3	Conditions: VDD = 5.0 V, PLL stopped CT = 13.33 ps (HOLD mode, Figure 1) Typical: 1.4 nA Conditions: VDD2, PLL stopped CT = 13.33 µs (HOLD mode, Figure 1) Typical: 1.0 mA
	I _{DD} 4	Conditions: $V_{DD} = 5.0 \text{ V}$, PLL stopped CT = 40.00 µs (HOLD mode, Figure 1) Typical: 1.5 mA Conditions: $V_{DD} = 2.0 \text{ N}$, PLL stopped CT = 40.00 µs (HOLD mode, Figure 1) Typical: 0.7 mA
The TEST1 and TEST2 pins		These are LSI test pins and must be connected to V _{SS} . These are LSI test pins and must be either left open or connected to V _{SS} .

Note: * This refers to the option setup time of about 1 ms that occurs following the period of about 75 ms from power application.

2. PLA and options

The LC72E32 uses location 2000H to 201FH as program memory for PLA pattern specification, and locations 2020H to 2033H for option specification. This option specification allows the LC72E32 to support option setups identical to those available with the LC7232N.

LC72E32 Option Types

Symbol	Option Type	Selections
WDT	WDT (watchdog timer) inclusion selection	WDT included
VVDI	(watchdog timer) inclusion selection	No WDT
APPDN	A port pull-down resistor inclusion selection	Pull-down resistors included
AFFUN	A port pull-down resistor inclusion selection	No pull-down resistors
		2.67 µs
CTIM	Cycle time selection	13.33 µs
		40.00 μs
LCDP	LCD port/general-purpose port selection	LCD ports
LCDP	LCD port/general-purpose port selection	General-purpose output ports

Note that these options are not determined until the option setting period of about 1 ans, which follows a period of about 75 ms from power application, has passed.

3. Use of the mass produced unit printed circuit board

When using the printed circuit board for the massed produced end product with the LC72E32, be sure to connect the TEST1 and TEST2 pins to V_{SS} and be sure to connect both pins 31 and 73 (the V_{DD} pins) to the plus side of the power supply.

4. EPROM address space

2033H	All locations	
2024H	set to 00H	
2023H	LCDP	Option specification area
2022H	CTIM	Option specification at 82
2021H	APPDN	
2020H	WDT	
201FH	DI AO spil	1 1000000000000000000000000000000000000
2010H	PLA2	
2010H	7.7	PLA specification area
2000H	PLA1	
1FFFH		
IFFFII	f1	Program area
		8 Kbytes (4 Kwords by 16 bits)
0000H		
000011		Ma. 7 / /

Note: Due to their structure, on-chip EPROM microcontrollers (products in which the EPROM has not been written) cannot be fully tested prior to shipment. As a result, the yield after writing may be decreased.

Usage Techniques

1. Writing the on-chip EPROM

There are two techniques that can be used to write to the LC72E32's on-chip EPROM.

• Use of a general-purpose EPROM programmer


The LC72E32's EPROM can be written using a general-purpose EPROM programmer. This requires the use of a special-purpose adapter, the LC72E32 Adapter for EPROM Programmer. Use the Intel 27512 (Vpp ≠ 12.5 V) high-speed writing technique, and specify the address settings as locations 0.to 2033H.

• Use of the RE32 in-circuit emulator

The LC72E32's EPROM can be written using the RE32 in-circuit emulator. This requires the use of a special-purpose adapter, the LC72E32 Adapter for RE32. Use the PGOTP command as the writing technique.

2. Special-purpose EPROM writing adapters

As mentioned above, there are two EPROM writing techniques, each of which requires the use of the appropriate adapter.



Note: The external dimensions of these two adapters are essentially identical.

General-purpose EPROM programmer adapter:

Product name: LC72E32 Adapter for EPROM Programmer

Product code: NDK-DC-001-A

RE32 in-circuit emulator adapter.

Product name: LC72E32 Adapter for RE32

Product code: NDK-DC-003-A


• Erasure

Use a general-purpose EPROM eraser to erase written data.


• Light Seal

The LC72E32 includes UVEPROM, i.e., ultraviolet erasable EPROM. When actually using an LC72E32, its window should be covered with UV-opaque tape.

Pin Assignment



Block Diagram



LC72E32 Instruction Table

Abbreviations:

ADDR: Program memory address [12 bits]

b: Borrow

B: Bank number [2 bits]

C: Carry

Instruction Group

Idition instructions

Mnemonic

AD

ADS

AC

ACS

ΑI

DH: Data memory address high (row address) [2 bits]DL: Data memory address low (column address) [4 bits]

I: Immediate data [4 bits]M: Data memory addressN: Bit position [4 bits]Pn: Port number [4 bits]

r: General register (one of the locations 00 to 0FH in bank 0)

Function

Rn: Register number [4 bits]
(): Contents of register or memory

Operand

М

Add M to r

Add M to r,

then skip if carry

then skip if carry

Add I to M

Add I to M,

Add M to r with carry


Add M to r with carry,

1st 2nd

r

Μ

()n: Contents of bit N of register or memory



Aď	AIS	M		then skip if carry	skip if carry	0	1	0	1	0	1	DH	DL	'
	AIC	М	I	Add I to M with carry	M ← (M) + I + C	0	1	0	1	1	0	DH	DL	I
	AICS	М	ı	Add I to M with carry, then skip if carry	M ← (M) + I + C skip; it carry	0	1	0	1	1	1	DH	DL	_
	SU	r	М	Subtract M from r	r← (r) – (M) /	0	1	1	0	0	0	DH	DL	Rn
	SUS	r	М	Subtract M from r then skip if borrow	r ← (r) − (M) skip if borrow	0	1	1	0	0	1	DH	DL	Rn
SU	SB	r	М	Subtract M from with borrow	$r \leftrightarrow (r) - (M) - b$	0	1	1	0	1	0	DH	DL	Rn
Subtraction instructions	SBS		,M	Subtract M from r with	r (r) – (M) – b skip if borrow	0	1	1	0	1	1	DH	DL	Rn
tion	SI	M	βI	Subtract I from M	$M \leftarrow (M) - I$	0	1	1	1	0	0	DH	DL	I
Subtrac	SIS	M	L	Subtract I from M, then skip if borrow	$M \leftarrow (M) - I$ skip if borrow	0	1	1	1	0	1	DH	DL	I
0)	SIB A	M	gār-	Subtract I from M/with berrow	$M \leftarrow (M) - I - b$	0	1	1	1	1	0	DH	DL	I
	SIBS	M	Î	Subtract I from M with borrow, then skip if borrow	$M \leftarrow (M) - I - b$ skip if borrow	0	1	1	1	1	1	DH	DL	I
<i>\$</i>	SEQ 4	r	М	Skip if requals M	r – M skip if zero	0	0	0	0	0	1	DH	DL	Rn
Comparison instructions	SGE	r	M	Skip if r is greater than or equal to M	r - M skip if not borrow $(r) \ge (M)$	0	0	0	0	1	1	DH	DL	Rn
parisor	SEQI	M		Skip if M equal to I	M – I skip if zero	0	0	1	1	0	1	DH	DL	I
Com	SGEI	М	-	Skip if M is greater than or equal to I	M - I skip if not borrow $(M) \ge I$	0	0	1	1	1	1	DH	DL	I

Operation

 $r \leftarrow (r) + (M)$

 $r \leftarrow (r) \neq (M)$ skip if carry

 $\mathsf{M} \leftarrow (\mathsf{M}) + 1$

 $\mathsf{M} \leftarrow (\mathsf{M}) + \mathsf{f}$

 $T \leftarrow (r) + (M) + C$

 $f \leftarrow (r) + (M) + C$ skip if carry

Continued on next page.

Continued from preceding page.

ction		Ope	rand								М	achine	code					
Instruction Group	Mnemonic	1st	2nd	Function	Operation	D15	14	13	12	11	10	9 8	7 6	5	4	3 2	2 1 [00
ation	AND	М	ı	AND I with M	$M \leftarrow (M) \land I$	0	0	1	1	0 ,,	Ø	DH	No.	DL,	VA		I	
Logical operation instructions	OR	М	I	OR I with M	$M \leftarrow (M) \vee I$	0	0	1	1	15	0	D₩		DL	100 F 100		I No.	
Logica	EXL	r	М	Exclusive OR M with r	$r \leftarrow (r) \oplus (M)$	0	0	1	, O,	0	0	DН		рL		A STATE OF THE STA	Rn	
	LD	r	М	Load M to r	$r \leftarrow (M)$	1	0	٥,	<i>*</i> 0	0	0	DH		DL	S. A.	a de la companya de l	Rn	
	ST	М	r	Store r to M	$M \leftarrow (r)$	1	Ø	Ó	0	0	1	DH		DL.		-	Rn	
ctions	MVRD	r	М	Move M to destination M referring to r in the same row	[DH, Rn] ← (M)	1	0	0	Ó.	1	0	DH		ĎĮ.	P. Contraction of the contractio		Rn	
Transfer instructions	MVRS	М	r	Move source M referring to r to M in the same row	$M \leftarrow [DH, Rn]$	1	0	0	0	1	1	DH		DL			Rn	
Trans	MVSR	M1	M2	Move M to M in the same row	[DH, DL1] ← [DH, DL2]	- <u>4</u>	0	0	1	0	0	ĎН		DL1			DL2	
	MVI	М	I	Move I to M	$M \leftarrow I$	1 T	0	0	1	0,	1	DH		DL			1	
	PLL	М	r	Load M to PLL registers	PLL r← PLL DATA	1	Ö	0	1	1	0	DH		DL			Rn	
t tions	ТМТ	М	N	Test M bits, then skip if all bits specified are true	if M (N) = afl 1s, then skip	1	0	1	₄ 0	0	1	DH	DL		N			
Bit test instructions	TMF	М	N	Test M bits, then skip if all bits specified are false	if M (N) = all 0s, then skip	1,4	P	192	0	1	1	DH		DL			N	
ne ne	JMP	AD	DR	Jump to the address	PC ← ADDR	1	0	1	1				ADDR	(12	bits)		
Jump and subroutine call instructions	CAL	AD	DR	Call subroutine	PC ← ADDR Stack ← (PC) + 1	1	1	0	0				ADDR)		
np a	RT			Return from subroutine	PC _i ← Stack	1	1	0	1	0	1	0 0	0 0	0	0	0 0	0	0
a L	RTI			Return from interrupt	PC ←Stack	1	1	0	1	0	1	0 1	0 0	0	0	0 0	0	0
F/F test instructions	TTM	N		Test timer F/F then skip if it has not been set	if timer F/F = 0, then skip	1	1	0	1	0	1	1 0	0 0	0	0		N	
F/F test instructic	TUL	N		Test unlock F/F then skip if it has not been set	if UL F/F ≠ 0, then skip	1	1	0	1	0	1	1 1	0 0	0	0		N	
ctions	SS	Ν		Set status register	(Status register 1) N ← 1	1	1	0	1	1	1	0 0	0 0	0	0		N	
ır instru	RS	13		Reset status register	√Status register 1) N ← 0	1	1	0	1	1	1	0 1	0 0	0	0		N	
Status register instructions	TST	N/	J S	Test status register true	if (Status register 2) N = all 1s, then skip	1	1	0	1	1	1	1 0	0 0	0	0		N	
	TSF	N		Test status register false	if (Status register 2) N = all 0s, then skip	1	1	0	1	1	1	1 1	0 0	0	0		N	
Bank switching	BANK	В		Select bank	BANK ← B	1	1	0	1	0	0	В	0 0	0	0	0 0	0	0

Continued from preceding page.

Instruction Group		Operand				Machine code		
	Mnemonic	1st	2nd	Function	Operation	D1514 13 12 11 10 9 8 7 6 5 4 3 2 1 D0		
I/O instruction Group	LCD	М	ı	Output segment pattern to LCD digit direct	LCD (DIGIT) ← M	1 1 1 0 0 0 DH DL DIGIT		
	LCP	М	ı	Output segment pattern to LCD digit through PLA	$LCD(DIGIT) \leftarrow PLA \leftarrow M$	1 1 1 0 .0 1 DH DL DIGIT		
	IN	М	Р	Input port data to M	$M \leftarrow (Port (P))$	1 1 1 0 1 0 DH DL P		
	OUT	М	Р	Output contents of M to port	$(Port (P)) \leftarrow M$	1 1 1 0 1 1 OH DL P		
	SPB	Р	N	Set port bits	(Port (P)) N ← 1	1 1 1 1 0 0 0 0 P N		
	RPB	Р	N	Reset port bits	(Port (P)) N ← 0	1 1 1 0 1 0 1 P N		
	TPT	Р	N	Test port bits, then skip if all bits specified are true	if (Port (P)) N = all 1s, then skip	1 1 1 0 0 0 P N		
	TPF	Р	N	Test port bits, then skip if all bits specified are false	if (Port (P)) N = all 0s, then skip	1 1 1 1 1 P N		
Universal counter instructions	UCS	Ι		Set I to UCCW1	UCCW1 ← I	0 0 0 0 0 0 1 0 0 0 0 1		
	UCC	Ι		Set I to UCCW2	UCCW2 ← A	0 0 0 0 0 0 1 1 0 0 0 0 1		
Other instructions	FPC	Ν		F port I/O control	FPC latch ← N	0 0 0 1 0 0 0 0 0 0 0 0 N		
	CKSTP			Clock stop	Stop clock if HOLD = 0	0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0		
	DAC	I		Load M to D/A registers	DAreg ← DAC DATA:	0/0/0 0 0 0 1 0 0 0 0 0 1		
	NOP			No operation		\$ 0 0 0 0 0 0 0 0 0 0 0 0 0 0		

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Coultd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective of routs and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 1998. Specifications and information herein are subject to change without notice.