

# Single-Chip Microcontrollers with Built-in LCD Driver and PLL Circuits



### Overview

The LC72321N, LC72322N, and LC72323N are single-chip microcontrollers designed for electronic tuning in radio receivers and include an on-chip LCD driver circuit and a PLL circuit that operates at 150 MHz. These microcontrollers feature a large program ROM capacity, an efficient instruction set, and powerful hardware. Note that the LC72321N, LC72322N, and LC72323N provide functions equivalent to the LC72321, LC72322, and LC72323, and are software compatible with those products.

#### **Functions**

- Serial I/O (LC72321N only)
- Timers: 80 µs, 1 ms, 2 ms, and 5 ms periods
- Stack levels: 8 levels
- Beep tone outputs:

Six frequencies (2.08, 2.25, 2.5, 3.0, 3.75, and 4.17 kHz) (LC72321N only)

- · High-speed programmable divider
- General-Purpose counters

HCTR: Frequency measurement

LCTR: Frequency or period measurement

- LCD drive circuit: Drives 56 segments with 1/2-duty 1/2-bias drive
- Program memory (ROM):

16 bits  $\times$  4095 words (8K bytes) LC72321N and LC72322N

16 bits × 3071 words (6K bytes) LC72323N

- Data memory (RAM): 4 bits × 256 words
- · All instructions are single-word instructions.
  - CCB is a trademark of SANYO ELECTRIC CO., LTD.
  - CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

- Cycle times: 2.67 µs, 13.33 µs, or 40.00 µs (option)
- Unlock flip-flop: 0.55 µs and 1.1 µs detection
- Timer flip-flop: 1 ms, 5 ms, 25, ms, and 125 ms
- Input ports\*: One dedicated key input port, and one high-voltage port
- Output ports\*:

Two dedicated key output ports, one high-voltage opendrain port

Two CMOS output ports (one of which can be switched over to function as an LCD driver output)

Seven CMOS output ports (Switching these ports over to function as LCD driver outputs is supported as an option.)

• I/O ports\*:

One port switchable between input and output in 4-bit units One port switchable between input and output in 1-bit units


\*: Each port consists of 4 bits.

Continued to next page.

### **Package Dimensions**

unit: mm

### 3174-QFP80E



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein

Continued from preceding page.

- Function that detects uncontrolled looping and jumps to a specified address
- Voltage detection reset circuit
- One 6-bit A/D converter
- Two 8-bit A/D converters (PWM) (LC72321N and LC72322N only)
- One external interrupt (The external interrupt can be selected to be one of the following: an external interrupt,

an internal timer interrupt, or the serial I/O circuit (in the LC72321N).)


- RAM data retention in hold mode
- Sensing flip-flop for hot/cold start discrimination

• PLL: 4.5 to 5.5 V

• CPU: 3.5 to 5.5 V

• RAM: 1.3 to 5.5 V


### **Pin Assignment**



Notes:\*1. Only possible with the LC72321N

\*2. Only possible with the LC72321N and LC72322N

### **Block Diagram**



Notes:\*1. Only possible with the LC72321N

<sup>\*2.</sup> Only possible with the LC72321N and LC72322N

# **Specifications**

# Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Parameter	Symbol	Conditions	Rating	Unit
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +6.5	V
Input voltage	V <sub>IN</sub> 1	HOLD, INT, RES, ADI, SNS Port G	-0.3 to +13	V
	V <sub>IN</sub> 2	Inputs other than V <sub>IN</sub> 1	-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>OUT</sub> 1	Port H	-0.3 to +15	V
Output voltage	V <sub>OUT</sub> 2	Outputs other than V <sub>OUT</sub> 1	-0.3 to V <sub>DD</sub> + 0.3	V
	I <sub>OUT</sub> 1	All the port D and H pins	0 to 5	mA
Output current	I <sub>OUT</sub> 2	All the port E and F pins	0 to 3	mA
Surput current	I <sub>OUT</sub> 3	All the port B and C pins	0 to 1	mA
	I <sub>OUT</sub> 4	S1 to S28 and port I	0 to 1	mA
Allowable power dissipation	Pd max	Ta = -40 to +85°C	300	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-45 to +125	°C


## Allowable Operating Ranges at $Ta=-40~to~+85^{\circ}C,\,V_{DD}=3.5~to~5.5~V$

Danamatan	Ol	Symbol Conditions		Ratings		Unit	
Parameter	Symbol	Conditions	min	typ	max	Unit	
	V <sub>DD</sub> 1	DD1 CPU and PLL operating			5.5	V	
Supply voltage	V <sub>DD</sub> 2	CPU operating	3.5		5.5	V	
	V <sub>DD</sub> 3	Memory retention	1.3		5.5	V	
	V <sub>IH</sub> 1	Port G	0.7 V <sub>DD</sub>		8.0	V	
	V <sub>IH</sub> 2	RES, INT, HOLD	0.8 V <sub>DD</sub>		8.0	V	
High-level input voltage	V <sub>IH</sub> 3	SNS	2.5		8.0	V	
riigii-ievei iiiput voitage	V <sub>IH</sub> 4	Port A	0.6 V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH</sub> 5	Ports E and F	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH</sub> 6	LCTR (period measurement), V <sub>DD</sub> 1, PE1, and PE3	0.8 V <sub>DD</sub>		$V_{DD}$	V	
	V <sub>IL</sub> 1	Port G	0		0.3 V <sub>DD</sub>	V	
	V <sub>IL</sub> 2	RES, INT, PE1, PE3	0		0.2 V <sub>DD</sub>	V	
	V <sub>IL</sub> 3	SNS	0		1.3	V	
Low-level input voltage	V <sub>IL</sub> 4	Port A	0		0.2 V <sub>DD</sub>	V	
	V <sub>IL</sub> 5	PE0, PE2, and port F	0		0.3 V <sub>DD</sub>	V	
	V <sub>IL</sub> 6	LCTR (period measurement) and V <sub>DD</sub> 1	0		0.2 V <sub>DD</sub>	V	
	V <sub>IL</sub> 7	HOLD	0		0.4 V <sub>DD</sub>	V	
	f <sub>IN</sub> 1	XIN	4.0	4.5	5.0	MHz	
	f <sub>IN</sub> 2	FMIN, V <sub>IN</sub> 2, V <sub>DD</sub> 1	10		130	MHz	
	f <sub>IN</sub> 3	FMIN, V <sub>IN</sub> 3, V <sub>DD</sub> 1	10		150	MHz	
Input frequency	f <sub>IN</sub> 4	AMIN (L), V <sub>IN</sub> 4, V <sub>DD</sub> 1	0.5		10	MHz	
input inequency	f <sub>IN</sub> 5	AMIN (H), V <sub>IN</sub> 5, V <sub>DD</sub> 1	2.0		40	MHz	
	f <sub>IN</sub> 6	HCTR, V <sub>IN</sub> 6, V <sub>DD</sub> 1	0.4		12	MHz	
	f <sub>IN</sub> 7	LCTR (frequency), V <sub>IN</sub> 7, and V <sub>DD</sub> 1	100		500	kHz	
	f <sub>IN</sub> 8	LCTR (period), V <sub>IH</sub> 6, V <sub>IL</sub> 6, and V <sub>DD</sub> 1	1		20×10 <sup>3</sup>	Hz	
	V <sub>IN</sub> 1	XIN	0.50		1.5	Vrms	
	V <sub>IN</sub> 2	FMIN	0.10		1.5	Vrms	
Input amplitude	V <sub>IN</sub> 3	FMIN	0.15		1.5	Vrms	
	V <sub>IN</sub> 4, 5	AMIN	0.10		1.5	Vrms	
	V <sub>IN</sub> 6, 7	LCTR, HCTR	0.10		1.5	Vrms	
Input voltage range	V <sub>IN</sub> 8	ADI	0		$V_{DD}$	V	

### **Electrical Characteristics** in the Allowable Operating Ranges


Doromotor	Cumhal	Conditions		Ratings		Linit
Parameter	Symbol	Conditions	min	typ	max	Unit
Hysteresis	V <sub>H</sub>	LCTR(period), RES, INT, PE1, PE3 0.1 V <sub>DD</sub>			V	
Rejected pulse width	P <sub>REJ</sub>	SNS			50	μs
Power down detection voltage	$V_{DET}$		2.7	3.0	3.3	V
	I <sub>IH</sub> 1	$\overline{INT}$ , $\overline{HOLD}$ , $\overline{RES}$ , ADI, $\overline{SNS}$ , port G: $V_I = 5.5 \text{ V}$			3.0	μΑ
High-level input current	I <sub>IH</sub> 2	Ports A, E, and F: with ports E and F set to output off, with the port A R <sub>PD</sub> disabled, V <sub>I</sub> = V <sub>DD</sub>			3.0	μΑ
riigii-ievei iriput current	I <sub>IH</sub> 3	XIN: V <sub>I</sub> = V <sub>DD</sub> = 5.0 V	2.0	5.0	15	μΑ
	I <sub>IH</sub> 4	FMIN, AMIN, HCTR, LCTR: V <sub>I</sub> = V <sub>DD</sub> = 5.0 V	4.0	10	30	μΑ
	I <sub>IH</sub> 5	Port A: R <sub>PD</sub> enabled, V <sub>I</sub> = V <sub>DD</sub> = 5.0 V		50		μA
	I <sub>IL</sub> 1	$\overline{INT}$ , $\overline{HOLD}$ , $\overline{RES}$ , $\overline{SNS}$ , port $\overline{G}$ : $V_I = V_{SS}$			3.0	μA
Low-level input current	I <sub>IL</sub> 2	Ports A, E, and F: with ports E and F set to output off, with the port A R <sub>PD</sub> disabled, V <sub>I</sub> = V <sub>SS</sub>			3.0	μΑ
	I <sub>IL</sub> 3	XIN: V <sub>IN</sub> = V <sub>SS</sub>	2.0	5.0	15	μA
	I <sub>IL</sub> 4	FMIN, AMIN, HCTR, LCTR: V <sub>I</sub> = V <sub>SS</sub>	4.0	10	30	μA
Input floating voltage	V <sub>IF</sub>	Port A: R <sub>PD</sub> enabled			0.05 V <sub>DD</sub>	V
Pull-down resistance	R <sub>PD</sub>	Port A: R <sub>PD</sub> enabled, V <sub>DD</sub> = 5.0 V	75	100	200	kΩ
	I <sub>OFFH</sub> 1	EO1, EO2: V <sub>O</sub> = V <sub>DD</sub>		0.01	10	nA
High-level output off leakage	I <sub>OFFH</sub> 2	Ports B, C, D, E, F, and I: $V_O = V_{DD}$			3.0	μA
current	I <sub>OFFH</sub> 3	Port H: V <sub>O</sub> = 13 V			5.0	<u>.</u> μΑ
Low-level output off leakage	I <sub>OFFL</sub> 1	EO1, EO2: V <sub>O</sub> = V <sub>SS</sub>		0.01	10	nA
current	I <sub>OFFL</sub> 2	Ports B, C, D, E, F, and I: V <sub>O</sub> = V <sub>SS</sub>			3.0	μA
	V <sub>OH</sub> 1	Ports B and C: I <sub>O</sub> = 1 mA	V <sub>DD</sub> – 2.0	V <sub>DD</sub> = 1.0		
	V <sub>OH</sub> 2	Ports E and F: I <sub>O</sub> = 1 mA	V <sub>DD</sub> – 1.0	100	100 010	V
	V <sub>OH</sub> 3	EO1, EO2: I <sub>O</sub> = 500 μA	V <sub>DD</sub> – 1.0			V
High-level output voltage	V <sub>OH</sub> 4	XOUT: I <sub>O</sub> = 200 μA	V <sub>DD</sub> - 1.0			
. ng.: 1010. ou.put renage	V <sub>OH</sub> 5	S1 to S28 and port I: I <sub>O</sub> = -0.1 mA	V <sub>DD</sub> - 1.0			
	V <sub>OH</sub> 6	Port D: I <sub>O</sub> = 5 mA	V <sub>DD</sub> - 1.0			
	V <sub>OH</sub> 7	COM1, COM2: I <sub>O</sub> = 25 μA		V <sub>DD</sub> – 0.5	Vpp = 0.3	
	V <sub>OL</sub> 1	Ports B and C: I <sub>O</sub> = 50 μA	0.5	1.0	2.0	
	V <sub>OL</sub> 2	Ports E and F: I <sub>O</sub> = 1 mA	0.0	1.0	1.0	
	V <sub>OL</sub> 2	EO1, EO2: I <sub>O</sub> = 500 μA			1.0	
	V <sub>OL</sub> 3	XOUT: I <sub>O</sub> = 200 μA			1.0	V
Low-level output voltage	V <sub>OL</sub> 5	S1 to S28 and port I: I <sub>O</sub> = 0.1 mA			1.0	V
Low-level output voltage	V <sub>OL</sub> 6	Port D: I <sub>O</sub> = 5 mA			1.0	
	V <sub>OL</sub> 7	COM1, COM2: I <sub>O</sub> = 25 µA	0.3	0.5	0.75	V
	VOL7	σοινίτ, σοινίζει 10 – 23 μπ		0.5		
	V <sub>OL</sub> 8	Port H: I <sub>O</sub> = 5 mA	(150 Ω) 0.75		(400 Ω) 2.0	V
Output middle level voltage	V <sub>M</sub> 1	COM1, COM2: $V_{DD} = 5.0 \text{ V}$ , $I_{O} = 20 \mu\text{A}$	2.0	2.5	3.0	V
A/D converter error	- 101 -	ADI: V <sub>DD</sub> 1	-1/2		+1/2	LSB
	I <sub>DD</sub> 1	$V_{DD}1$ , $f_{IN}2 = 130 \text{ MHz}$		15	20	mA
	I <sub>DD</sub> 2	$V_{DD}$ 2, PLL circuit stopped, CT = 2.67 $\mu$ s (hold mode, see figure 1)		1.5		mA
	I <sub>DD</sub> 3	V <sub>DD</sub> 2, PLL circuit stopped, CT = 13.33 μs (hold mode, see figure 1)		1.0		mA
Current drain	I <sub>DD</sub> 4	V <sub>DD</sub> 2, PLL circuit stopped, CT = 40.00 μs (hold mode, see figure 1)		0.7		mA
		V <sub>DD</sub> = 5.5 V, oscillator circuit stopped, Ta = 25°C (backup mode, see figure 2)			5	μA
	I <sub>DD</sub> 5	V <sub>DD</sub> = 2.5 V, oscillator circuit stopped, Ta = 25°C (backup mode, see figure 2)			1	μΑ

### **Test Circuit Diagrams**



Note: PB to PF, PH, and PI must all be left open. However, PE and PF should be selected for output.

Figure 1  $I_{DD}$ 2 to  $I_{DD}$ 4 in Hold Mode



Note: PA to PI, S1 to S24, COM1, and COM2 must all be left open.

Figure 2 I<sub>DD</sub>5 in Backup Mode

### **Pin Function**

Pin No.	Pin	Description	I/O	I/O circuit
35 34 33 32	PA0 PA1 PA2 PA3	Low-threshold input-only port.  Can be used for functions such as key data acquisition.  Pull-down resistors can be specified as an option. This option is specified in a 4-pin unit, and cannot be specified in single pin units.  Input is disabled in backup mode.	Input	BACK UP  THE PROPERTY OPTION
30 29 28 27 26 25 24 23 22 21 20 19	PB0 PB1 PB2 PB3 PC0 PC1 PC2 PC3  PD0 PD1 PD2 PD3	Output-only ports.  Since the output transistor circuits are unbalanced CMOS outputs, these outputs can be effectively used for functions such as key scan timing.  These ports go to the high-impedance state in backup mode.  These ports output a low level after a reset (when RES is set low).  Output-only port.  These are normal CMOS outputs.  This port goes to the high-impedance state in backup mode.  This port outputs a low level after a reset (when RES is set low).	Output	BACK UP
18 17 16 15 14 13 12 11	PE0 PE1/SCK PE2/SO PE3/SI PF0 PF1 PF2 PF3	I/O port.  The input/output state is selected as follows: Once an input instruction (IN, TPT, or TPF) is executed, the port switches to the input state and remains in that state. Once an output instruction (OUT, SPB, RPB) is executed, the port switches to the output state and remains in that state. Note that PE1, PE2, and PE3 are also used as the serial I/O port. These pins go to the input state after a reset.  This port goes to the input state with input disabled in backup mode.  I/O port.  The FPC instruction is used for switching the port function between input and output. Input or output can be specified in single pin units.  This port goes to the input state with input disabled in backup mode is set to its input function after a reset.  This port goes to the input state with input disabled in backup mode.	I/O	PE1,PE3  BACK UP  Other pins  BACK UP
6 5 4 3	PG0 PG1 PG2 PG3	Input-only port. Input is disabled in backup mode.	Input	BACK UP

Continued from preceding page.

Pin No.	Pin	Description	I/O	I/O circuit
10 9 8 7	PH0 PH1/BEEP*1 PH2/DAC1*2 PH3/DAC2*2	Output-only port.  Since these ports are high-voltage handling n-channel transistor open-drain outputs, they are effective for use in band power supply switching. Note that PH1, PH2, and PH3 have shared functions as the BEEP*1, DAC1, and DAC2 outputs, respectively.*2 This port goes to the high-impedance state in backup mode and after a reset (when the RES pin is set low).	Output	BACK UP
39 38 37 36	PI0/S25 PI1/S26 PI2/S27 PI3/S28	Output-only port.  These pins are CMOS outputs, but can be switched to function as LCD driver outputs. The SS and RS instructions are used to switch the port function. The port function cannot be switched in single pin units.  The LCD driver function is selected and a display off signal is output when RES is low and when power is first applied. In backup mode the output is held at the low level.  Note that when use as a general-purpose port is specified as an option, the contents of IPORT are output when LPC is 1, and the contents of the general-purpose output port latch is are output when LPC is 0.	Output	LCD output One port LPC BACK UP
63 to 40	S1 to S24	LCD driver segment outputs.  The fame frequency is 100 Hz.  The drive type is 1/2-duty 1/2-bias drive.  A display off signal is output when RES is low and when power is first applied.  In backup mode the outputs are held at the low level.  An option is available that allows these pins to be used as general-purpose outputs.	Output	BACK UP
65 64	COM1 COM2	LCD driver common outputs.  The drive type is 1/2-duty 1/2-bias drive.  These pins output the same signal as is output during normal operation when RES is low and when power is first applied.  In backup mode these outputs are held at the low level.	Output	BACK UP
74	FM IN	FM VCO (local oscillator) input.  Input must be supplied through a coupling capacitor.  The input frequency range is 10 to 130 MHz.		. ———
75	AM IN	AM VCO (local oscillator) input.  Input must be supplied through a coupling capacitor.  The pin frequency band can be selected with the PLL instruction CW1 bit.  High (2 to 40 MHz) → SW  Low (0.5 to 10 MHz) → LW and MW	Input	HOLD and PLL STOP instructions

Notes:\*1. Only supported by the LC72321N \*2. Only supported by the LC72321N and LC72322N

### Continued from preceding page.


Pin No.	Pin	Description	I/O	I/O circuit
		Universal counter input.	., 0	,, 0 3.104.1
		Input must be supplied through a coupling capacitor.		
70	HCTR	The input frequency range is 0.4 to 12 MHz		
		This pin can be used effectively for FM IF or AM IF		
		counting. Universal counter input.		<u> </u>
		Input must be supplied through a coupling capacitor	Input	HOLD and
74		when the input frequency is in the range 100 to 500 kHz.	·	PLL STOP instructions
71	LCTR	No input coupling capacitor is required when the input frequency is in the range 1 Hz to 20 kHz.		
		This pin can be used effectively for AM IF counting.		
		This pin can also be used as a normal input port.		
		A/D converter input.		
		This converter requires 1.28 ms to perform a 6-bit		
69	ADI	sequential comparison conversion.	Input	
		Full scale (a data value of 3F (hexadecimal))		ref HOLD and
		corresponds to (63/96) time V <sub>DD</sub> .		PLL STOP instructions
				' <i>m</i>
		External interrupt request in the		
		External interrupt request input.		
66	INT	An interrupt occurs when the INTEN flag is set with the SS instruction and a falling edge is input.	Input	77
		This pin can also be used as a normal input port.		]
				l l
		These pins are used as the reference frequency output		<u>.</u>
		and the phase comparator error output for the		<del>-</del>
77	EO1	programmable divider.	Output	<u> </u>
78	EO2	A charge pump circuit is built in.		<b>→</b> -
		EO1 and EO2 are the same.		
				1 7777
		Input used to recognize power failures when the IC is in		
72	SNS	backup mode.	Input	
		This pin can also be used as a normal input port.		
				'
		Input used to set the IC to hold mode.		
		The IC switches to hold mode when the HOLDEN flag is set with the SS instruction and the HOLD pin is set		
67	HOLD	low.	Input	
		A high-voltage handling circuit is used so that this pin		
		can be linked to the power switch in typical systems.		·
		System reset input.		
		Applications must hold this input low for at least 75 ms		
68	RES	to effect a power on reset.	Input	
		To start a reset, this pin must be held low for a full 6		
		base clock cycles.		
				:w
		Crystal oscillator connections		X <sub>IN</sub>
1	XIN	(4.5 MHz)	Input	AIN .
80	XOUT	Feedback resistors are built in.	Output	хоит 🗀
2	TEST1	IC test pins. These pins must be either left open or		'
79	TEST2	connected to V <sub>SS</sub> .	_	_
31, 73	V <sub>DD</sub>			
76	$V_{SS}$	Power supply	_	_

### Mask Options

Option	Selections		
WDT (watchdog timer) selection	WDT present		
WDT (watchdog timer) selection	WDT absent		
Port A (key input port) pull-down resistor selection	Pull-down resistors enabled		
Fort A (key input port) pull-down resistor selection	Pull-down resistors disabled		
	2.67 µs		
Cycle time selection (3 options)	13.33 µs		
	40.00 μs		
Switching of the LCD segment driver pins to function as	LCD ports		
general-purpose output ports	General-purpose output ports		

### **Development Environment**

- The LC72P321 is used as the OTP version.
- The LC72EV321 is used as the evaluation chip.
- A total debugging system is available in which an evaluation board (TB-72EV32) and a multi-function emulator (RE32) are controlled by a personal computer.



### LC72321N, LC72322N, and LC72323N Instruction Set

Abbreviations: ADDR: Program memory address [12 bits]

b : Borrow

B : Bank number [2 bits]

C : Carry

DH : Data memory address high (Row address) [2 bits]DL : Data memory address low (Column address) [4 bits]

I : Immediate data [4 bits]
 M : Data memory address
 N : Bit position [4 bits]
 Pn : Port number [4 bits]

r : General register (One of the locations 00 to 0FH in bank 0)

( ) : Contents of register or memory

( ) N : Contents of bit N of register or memory

Instruction	nstruction Mnemonic Operands		rands	Function	Operation	Machine code					
group	Millemonic	1st	2nd	Function	Operation	D15 14 13 12	11 10	9 8	7 6 5 4	3 2 1 D0	
	AD	r	М	Add M to r	$r \leftarrow (r) + (M)$	0 1 0 0	0 0	DH	DL	Rn	
	ADS	r	М	Add M to r, then skip if carry	r ← (r) + (M) skip if carry	0 1 0 0	0 1	DH	DL	Rn	
Suc	AC	r	М	Add M to r with carry	$r \leftarrow (r) + (M) + C$	0 1 0 0	1 0	DH	DL	Rn	
Addition instructions	ACS	r	М	Add M to r with carry then skip if carry	$r \leftarrow (r) + (M) + C$ skip if carry	0 1 0 0	1 1	DH	DL	Rn	
e Fi	Al	М	I	Add I to M	$M \leftarrow (M) + I$	0 1 0 1	0 0	DH	DL	I	
Additi	AIS	М	I	Add I to M, then skip if carry	M ← (M) + I skip if carry	0 1 0 1	0 1	DH	DL	1	
	AIC	М	I	Add I to M with carry	$M \leftarrow (M) + I + C$	0 1 0 1	1 0	DH	DL	I	
	AICS	М	I	Add I to M with carry, then skip if carry	$M \leftarrow (M) + I + C$ skip if carry	0 1 0 1	1 1	DH	DL	1	
	SU	r	М	Subtract M from r	$r \leftarrow (r) - (M)$	0 1 1 0	0 0	DH	DL	Rn	
	SUS	r	М	Subtract M from r, then skip if borrow	r ← (r) − (M) skip if carry	0 1 1 0	0 1	DH	DL	Rn	
	SB	r	М	Subtract M from r with borrow	$r \leftarrow (r) - (M) - b$	0 1 1 0	1 0	DH	DL	Rn	
Subtraction instructions	SBS	r	М	Subtract M from r with borrow, then skip if borrow	$r \leftarrow (r) - (M) - b$ skip if borrow	0 1 1 0	0 0	DH	DL	Rn	
tion	SI	М	I	Subtract I from M	$M \leftarrow (M) - I$	0 1 1 1	0 0	DH	DL	I	
Subtract	SIS	М	I	Subtract I from M, then skip if borrow	$M \leftarrow (M) - I$ skip if borrow	0 1 1 1	0 1	DH	DL	1	
	SIB	М	I	Subtract I from M with borrow	$M \leftarrow (M) - I - b$	0 1 1 1	1 0	DH	DL	1	
	SIBS	М	I	Subtract I from M with borrow, then skip if borrow	$M \leftarrow (M) - I - b$ skip if borrow	0 1 0 1	1 1	DH	DL	I	
	SEQ	r	М	Skip if r equals M	r ← M skip if zero	0 0 0 0	0 1	DH	DL	Rn	
Comparison instructions	SGE	r	М	Skip if r is greater than or equal to M	$r \leftarrow M$ skip if not borrow $(r) \ge (M)$	0 0 0 0	1 1	DH	DL	Rn	
parison	SEQI	М	I	Skip if M equal to I	M – I skip if zero	0 0 1 1	0 1	DH	DL	1	
Com	SGEI	М	1	Skip if M is greater then or equal to I	M - I skip if not borrow $(M) \ge I$	0 0 1 1	1 1	DH	DL	I	
		1	l .		<u> </u>				I .		

Continued from preceding page.

Instruction	Instruction Mnemonic Operands		rands	Function	Operation	Machine code						
group	winemonic	1st	2nd	Function	Орегаціон	D15 14 13 12	11 10	9 8	7 6 5 4	3 2 1 D0		
al ion ions	AND	М	I	AND I with M	$M \leftarrow (M) \land I$	0 0 1 1	0 0	DH	DL	I		
Logical operation instructions	OR	М	I	ORI with M	$M \leftarrow (M) \land I$	0 0 1 1	1 0	DH	DL	I		
- 0 8	EXL	r	М	Exclusive OR M with r	$r \leftarrow (r) \oplus (M)$	0 0 1 0	0 0	DH	DL	Rn		
	LD	r	М	Load M to r	r ← (M)	1 0 0 0	0 0	DH	DL	Rn		
	ST	М	r	Store r to M	$M \leftarrow (r)$	1 0 0 0	0 1	DH	DL	Rn		
ctions	MVRD	r	М	Move M to destination M referring to r in the same row	$(DH,Rn) \leftarrow (M)$	1 0 0 0	1 0	DH	DL	Rn		
Transfer instructions	MVRS	М	r	Move source M referring to r to M in the same row	$M \leftarrow (DH, Rn)$	1 0 0 0	1 1	DH	DL	Rn		
Tra	MVSR	M1	M2	Move M to M in the same row	$(DH,DL1) \leftarrow (DH,DL2)$	1 0 0 1	0 0	DH	DL1	DL2		
	MV1	М	I	Move I to M	$M \leftarrow I$	1 0 0 1	0 1	DH	DL	I		
	PLL	М	r	Load M to PLL registers	PLL r ← PLL DATA	1 0 0 1	1 0	DH	DL	Rn		
Bit test instructions	ТМТ	М	N	Test M bits, then skip if all bits specified are true	if M (N) = all 1, then skip	1 0 1 0	0 1	DH	DL	N		
Bit test in	TMF	М	N	Test M bits, then skip if all bits specified are false	if M (N) = all 0, then skip	1 0 1 0	1 1	DH	DL	N		
eu u	JMP	ADE	DR .	Jump to the address	$PC \leftarrow ADDR$	1 0 1 1			ADDR (12 bits)			
outi	CAL	ADE	DR .	Call subroutine	Stack ← (PC) + 1	1 1 0 0						
subr	RT			Return from subroutine	PC ← Stack	1 1 0 1	0 1	0 0	0 0 0 0	0 0 0 0		
Jump and subroutine instructions	RTI			Return from interrupt	PC ← Stack BANK ← Stack CARRY ← Stack	1 1 0 1	0 1	0 1	0 0 0 0	0 0 0 0		
p test tions	ТТМ	N		Test timer F/F then skip if it has not been set	if timer F/F = 0, then skip	1 1 0 1	0 1	1 0	0 0 0 0	N		
Flip-flop test instructions	TUL	N		Test unlock F/F then skip if it has not been set	if UL F/F = 0, then skip	1 1 0 1	0 1	1 1	0 0 0 0	N		
tions	SS	N		Set status register	(Status register 1) N ← 1	1 1 0 1	1 1	0 0	0 0 0 0	N		
instruc	RS	N		Reset status register	(Status register 1) N ← 0	1 1 0 1	1 1	0 1	0 0 0 0	N		
Status register instructions	TST	N		Test status register true	if (Status register 2) N = all 1, then skip	1 1 0 1	1 1	1 0	0 0 0 0	N		
	TSF	N		Test status register false	if (Status register 2) N = all 0, then skip	1 1 0 1	1 1	1 1	0 0 0 0	N		
Bank switching instructions	BANK	В		Select Bank	BANK ← B	1 1 0 1	0 0	В	0 0 0 0	0 0 0 0		

Continued from preceding page.

Instruction		Ope	rands				Mach	ne code	
group	Mnemonic	1st	2nd	Function	Operation	D15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 D0
	LCD	М	I	Output segment pattern to LCD digit direct	LCD (DIGIT) ← M	1 1 1 0	0 0 DH	DL	DIGIT
	LCP	М	1	Output segment pattern to LCD digit through PLA	$LCD(DIGIT) \leftarrow PLA \leftarrow M$	1 1 1 0	0 1 DH	DL	DIGIT
	IN	М	Р	Input port data to M	$M \leftarrow (Port (P))$	1 1 1 0	1 0 DH	DL	Р
I/O instructions	OUT	М	Р	Output contents of M to port	(Port (P)) ← M	1 1 1 0	1 1 DH	DL	Р
insti	SPB	Р	N	Set port bits	(Port (P)) N ← 1	1 1 1 1	0 0 0 0	Р	N
2	RPB	Р	N	Reset port bits	(Port (P)) N ← 0	1 1 1 1	0 1 0 1	Р	N
	TPT	Р	N	Test port bits, then skip if all bits specified are true	if (Port (P)) N = all 1, then skip	1 1 1 1	1 0 1 0	Р	N
	TPF	Р	N	Test port bits, then skip if all bits specified are false	if (Port (P)) N = all 0, then skip	1 1 1 1	1 1 1 1	Р	N
Universal counter instructions	UCS	I		Set I to UCCW1	UCCW1 ← I	0 0 0 0	0 0 0 1	0 0 0 0	1
Universa	UCC	I		Set I to UCCW2	UCCW2 ← I	0 0 0 0	0 0 1 1	0 0 0 0	1
	FPC	N		F port I/O control	$FPC\;Latch \leftarrow N$	0 0 0 1	0 0 0 0	0 0 0 0	N
	CKSTP			Clock stop	Stop clock if $\overline{HOLD} = 0$	0 0 0 1	0 0 0 1	0 0 0 0	0 0 0 0
ions	DAC	- 1		Load M to D/A registers	$DAreg \leftarrow DAC \; DATA$	0 0 0 0	0 0 1 0	0 0 0 0	I
Other instructions	SIO	I1	I2	Serial I/O control	SIOCW ← I1, I2	0 0 0 1	0 0 1 1	I1	12
er ins	SIOL	М	I	Load SIOreg to M	$M \leftarrow SIOreg$	0 0 0 1	1 0 DH	DL	I
₽	SIOS	М	I	Store M to SIOreg	SIOreg ← M	0 0 0 1	0 1 DH	DL	I
	BEEP	1		Beep control	BEEPreg ← I	0 0 0 1	0 0 1 0	0 0 0 0	I
	NOP			No operation		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any and all SANYO products described or contained herein fall under strategic products (including services) controlled under the Foreign Exchange and Foreign Trade Control Law of Japan, such products must not be exported without obtaining export license from the Ministry of International Trade and Industry in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1998. Specifications and information herein are subject to change without notice.