



# Single-Chip Microcontroller with PLL and LCD Driver

# **Preliminaly**

### Overview

The LC72321 is a single-chip microcontroller for use in electronic tuning applications. It includes on chip both LCD drivers and a PLL circuit that can operate at up to 150 MHz. It features a large-capacity ROM, a highly efficient instruction set, and powerful hardware.

### **Functions**

- Serial I/O
- Built-in timer interrupts: 80 µs, 1 ms, 2 ms and 5 ms
- · Stack: Eight levels
- Beep control: Six beep tones (2.08, 2.25, 2.5, 3.0, 3.75, and 4.17 kHz)
- · Fast programmable divider
- General-purpose counters: HCTR for frequency measurement and LCTR for frequency or period measurement
- LCD driver for displays with up to 56 segments (1/2 duty, 1/2 bias)
- Program memory (ROM): 16 bits × 4095
- Data memory (RAM): 4 bits × 256
- All instructions are single-word instructions
- Cycle time: 2.67 μs, 13.33 μs, or 40.00 μs (option)
  Unlock FF: 0.55 μs detection, 1.1 μs detection
- Timer FF: 1 ms, 5ms, 25ms, 125ms
- Input ports\*: One dedicated key input port and one high breakdown voltage port
  - nigh breakdown voltage port
- Output ports\*: Two dedicated key output ports, one high breakdown voltage open drain port

Two CMOS output ports (of which one can be switched to be used as LCD driver

outputs)

Seven CMOS output ports (mask option switchable to use as LCD ports)

• I/O ports\*: One switchable between input and output

in four-bit units and one switchable between input and output in one-bit units

Note: \* Each port consists of four bits

 Program runaway can be detected and a special address set. (Programmable watchdog timer)


- Voltage detection type reset circuit
- One 6-bit A/D converter
- Two 8-bit D/A converters (PWM)
- One external interrupt (The LC72321 provides an external interrupt, and internal interrupt and a serial I/O interrupt, one of which can be selected under program control.)
- Hold mode for RAM backup
- Sense FF for hot/cold startup determination

PLL: 4.5 to 5.5 VCPU: 3.5 to 5.5 VRAM: 1.3 to 5.5 V


### **Package Dimensions**

unit: mm


#### 3174-QIP80E



### **Pin Assignment**



#### **Block Diagram**



# **Specifications**

# Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +6.5	V
Input voltage	V <sub>IN</sub> 1	HOLD, INT, RES, SNS, and the G port	-0.3 to +13	V
Input voltage	V <sub>IN</sub> 2	Inputs other than V <sub>IN</sub> 1	-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>OUT</sub> 1	H port	-0.3 to +15	V
Output voltage	V <sub>OUT</sub> 2	Outputs other than V <sub>OUT</sub> 1	$-0.3$ to $V_{DD} + 0.3$	V
	I <sub>OUT</sub> 1	All D and H port pins	0 to 5	mA
Output current	I <sub>OUT</sub> 2	All E and F port pins	0 to 3	mA
Output current	I <sub>OUT</sub> 3	All B and C port pins	0 to 1	mA
	I <sub>OUT</sub> 4	S1 to S28 and all I port pins	0 to 1	mA
Allowable power dissipation	Pd max	Ta = -40 to +85°C	300*	mW
Operating temperature range	Topg		-40 to +85	°C
Storage temperature range	Tstg		-45 to +125	°C

Note: \* Reference value

# Allowable Operating Ranges at Ta = -40 to +85°C, $V_{DD}$ = 3.5 to 5.5 V

<u> </u>		0 1111		Ratings						
Parameter	Symbol	Conditions	min	typ	max	Unit				
	V <sub>DD</sub> 1	CPU and PLL operating	4.5		5.5	V				
Supply voltage	V <sub>DD</sub> 2	CPU operating	3.5		5.5	V				
	V <sub>DD</sub> 3	Memory retention voltage	1.3		5.5	V				
	V <sub>IH</sub> 1	G port	0.7 V <sub>DD</sub>		8.0	V				
	V <sub>IH</sub> 2	RES, INT, HOLD	0.8 V <sub>DD</sub>		8.0	V				
	V <sub>IH</sub> 3	SNS	2.5		8.0	V				
Input high level voltage	V <sub>IH</sub> 4	A port	0.6 V <sub>DD</sub>		V <sub>DD</sub>	V				
	V <sub>IH</sub> 5	PE0, PE2, F port	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V				
	V <sub>IH</sub> 6	LCTR (period measurement), V <sub>DD</sub> 1, PE1, PE3	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V				
	V <sub>IL</sub> 1	G port	0		0.3 V <sub>DD</sub>	V				
	V <sub>IL</sub> 2	RES, INT, PE1, PE3	0		0.2 V <sub>DD</sub>	V				
	V <sub>IL</sub> 3	SNS	0		1.3	V				
Input low level voltage	V <sub>IL</sub> 4	A port	0		0.2 V <sub>DD</sub>	V				
	V <sub>IL</sub> 5	PE0, PE2, F port	0		0.3 V <sub>DD</sub>	V				
	V <sub>IL</sub> 6	LCTR (period measurement), V <sub>DD</sub> 1	0		0.2 V <sub>DD</sub>	V				
	V <sub>IL</sub> 7	HOLD	0		0.4 V <sub>DD</sub>	V				
	f <sub>IN</sub> 1	XIN	4.0	4.5	5.0	MHz				
	f <sub>IN</sub> 2	FMIN, V <sub>IN</sub> 2, V <sub>DD</sub> 1	10		130	MHz				
	f <sub>IN</sub> 3	FMIN, V <sub>IN</sub> 3, V <sub>DD</sub> 1	10		150	MHz				
Input frequency	f <sub>IN</sub> 4	AMIN (L), V <sub>IN</sub> 4, V <sub>DD</sub> 1	0.5		10	MHz				
input frequency	f <sub>IN</sub> 5	AMIN (H), V <sub>IN</sub> 5, V <sub>DD</sub> 1	2.0		40	MHz				
	f <sub>IN</sub> 6	HCTR, V <sub>IN</sub> 6, V <sub>DD</sub> 1	0.4		12	MHz				
	f <sub>IN</sub> 7	LCTR (frequency), V <sub>IN</sub> 7, V <sub>DD</sub> 1	100		500	kHz				
	f <sub>IN</sub> 8	LCTR (period), V <sub>IH</sub> 6, V <sub>IL</sub> 6, V <sub>DD</sub> 1	1		20 × 10 <sup>3</sup>	Hz				
	V <sub>IN</sub> 1	XIN	0.50		1.5	Vrms				
	V <sub>IN</sub> 2	FMIN	0.10		1.5	Vrms				
Input amplitude	V <sub>IN</sub> 3	FMIN	0.15		1.5	Vrms				
	V <sub>IN</sub> 4, 5	AMIN	0.10		1.5	Vrms				
	V <sub>IN</sub> 6, 7	LCTR, HCTR	0.10		1.5	Vrms				
Input voltage range	V <sub>IN</sub> 8	ADI	0		V <sub>DD</sub>	V				

# LC72321

# **Electrical Characteristics for the Allowable Operating Ranges**

				l lait		
Parameter	Symbol	Conditions	min	typ	max	Unit
Hysteresis	V <sub>H</sub>	LCTR (period), RES, INT, PE1, PE3	0.1 V <sub>DD</sub>			V
Rejected pulse width	P <sub>REJ</sub>	SNS			50	μs
Power-down detection voltage	V <sub>DET</sub>		2.7	3.0	3.3	V
	I <sub>IH</sub> 1	$\overline{\text{INT}}$ , $\overline{\text{HOLD}}$ , $\overline{\text{RES}}$ , ADI, $\overline{\text{SNS}}$ , and the G port: $V_I = 5.5 \text{ V}$			3.0	μA
lagut high laval average	I <sub>IH</sub> 2	A, E, and F ports: E and F ports with outputs off, A port with no $R_{PD}$ , $V_I = V_{DD}$			3.0	μΑ
Input high level current	I <sub>IH</sub> 3	XIN: $V_I = V_{DD} = 5.0 \text{ V}$	2.0	5.0	15	μΑ
	I <sub>IH</sub> 4	FMIN, AMIN, HCTR, LCTR: V <sub>I</sub> = V <sub>DD</sub> = 5.0 V	4.0	10	30	μΑ
	I <sub>IH</sub> 5	A port: With an $R_{PD}$ , $V_I = V_{DD} = 5.0 \text{ V}$		50		μΑ
	I <sub>IL</sub> 1	$\overline{\text{INT}}$ , $\overline{\text{HOLD}}$ , $\overline{\text{RES}}$ , ADI, $\overline{\text{SNS}}$ , and the G port: $V_1 = V_{SS}$			3.0	μΑ
Input low level current	I <sub>IL</sub> 2	A, E, and F ports: E and F ports with outputs off, A port with no R <sub>PD</sub> , V <sub>I</sub> = V <sub>SS</sub>			3.0	μA
	I <sub>IL</sub> 3	XIN: V <sub>IN</sub> = V <sub>SS</sub>	2.0	5.0	15	μA
	I <sub>IL</sub> 4	FMIN, AMIN, HCTR, LCTR: V <sub>I</sub> = V <sub>SS</sub>	4.0	10	30	μA
Input floating voltage	V <sub>IF</sub>	A port: With an R <sub>PD</sub>			0.05 V <sub>DD</sub>	V
Pull-down resistance	R <sub>PD</sub>	A port: With an R <sub>PD</sub> , V <sub>DD</sub> = 5.0 V	75	100	200	kΩ
	I <sub>OFFH</sub> 1	EO1, EO2: V <sub>O</sub> = V <sub>DD</sub>		0.01	10	nA
Output high level off leakage current	I <sub>OFFH</sub> 2	B, C, D, E, F, and I ports: V <sub>O</sub> = V <sub>DD</sub>			3.0	μΑ
	I <sub>OFFH</sub> 3	H port: V <sub>O</sub> = 13 V			5.0	μA
Outs. 1   1   1   1   1   1   1   1   1   1	I <sub>OFFL</sub> 1	EO1, EO2: V <sub>O</sub> = V <sub>SS</sub>		0.01	10	nA
Output low level off leakage current	I <sub>OFFL</sub> 2	B, C, D, E, F, and I ports: V <sub>O</sub> = V <sub>SS</sub>			3.0	μA
	V <sub>OH</sub> 1	B and C ports: I <sub>O</sub> = 1 mA	V <sub>DD</sub> – 2.0	V <sub>DD</sub> – 1.0	V <sub>DD</sub> – 0.5	V
	V <sub>OH</sub> 2	E and F ports: I <sub>O</sub> = 1 mA	V <sub>DD</sub> – 1.0			V
	V <sub>OH</sub> 3	EO1, EO2: I <sub>O</sub> = 500 μA	V <sub>DD</sub> – 1.0			V
Output high level voltage	V <sub>OH</sub> 4	XOUT: I <sub>O</sub> = 200 μA	V <sub>DD</sub> – 1.0			V
	V <sub>OH</sub> 5	S1 to S28 and the I port: $I_O = -0.1 \text{ mA}$	V <sub>DD</sub> – 1.0			V
	V <sub>OH</sub> 6	D port: I <sub>O</sub> = 5 mA	V <sub>DD</sub> – 1.0			V
	V <sub>OH</sub> 7	COM1, COM2: I <sub>O</sub> = 25 μA	V <sub>DD</sub> – 0.75	$V_{DD} - 0.5$	V <sub>DD</sub> – 0.3	V
	V <sub>OL</sub> 1	B and C ports: $I_O = 50 \mu A$	0.5	1.0	2.0	V
	V <sub>OL</sub> 2	E and F ports: I <sub>O</sub> = 1 mA			1.0	V
	V <sub>OL</sub> 3	EO1, EO2: I <sub>O</sub> = 500 μA			1.0	V
Output low level voltage	V <sub>OL</sub> 4	XOUT: I <sub>O</sub> = 200 μA			1.0	V
Output low level voltage	V <sub>OL</sub> 5	S1 to S28 and the I port: I <sub>O</sub> = 0.1 mA			1.0	V
	V <sub>OL</sub> 6	D port: I <sub>O</sub> = 5 mA			1.0	V
	V <sub>OL</sub> 7	COM1, COM2: I <sub>O</sub> = 25 μA	0.3	0.5	0.75	V
	V <sub>OL</sub> 8	H port: I <sub>O</sub> = 5 mA	(150 Ω) 0.75		(400 Ω) 2.0	V
Output middle level voltage	V <sub>M</sub> 1	COM1, COM2: $V_{DD} = 5.0 \text{ V}$ , $I_{O} = 25 \mu\text{A}$	2.0	2.5	3.0	V
A/D conversion error	1	ADI: V <sub>DD</sub> 1	-1/2		1/2	LSB
	I <sub>DD</sub> 1	V <sub>DD</sub> 1, f <sub>IN</sub> 2 = 130 MHz		15	20	mA
	I <sub>DD</sub> 2	V <sub>DD</sub> 1, PLL stopped, CT = 2.67 μs (HOLD mode, Figure 1)		1.5		mA
	I <sub>DD</sub> 3	V <sub>DD</sub> 1, PLL stopped, CT = 13.33 μs (HOLD mode, Figure 1)		1.0		mA
Current drain	I <sub>DD</sub> 4	V <sub>DD</sub> 1, PLL stopped, CT = 40.00 μs (HOLD mode, Figure 1)		0.7		mA
	les-E	V <sub>DD</sub> = 5.5 V, oscillator stopped, Ta = 25°C (BACKUP mode, Figure 2)			5	μA
	I <sub>DD</sub> 5	V <sub>DD</sub> = 2.5 V, oscillator stopped, Ta = 25°C (BACKUP mode, Figure 2)			1	μΑ

### **Test Circuits**


Unit (capacitance: F) 30p **□** 4.5MHz 30p ۷۵۵ RES хоит SNS FMIN INT AMIN HCTR HOLD LCTR ADI TEST1,2 PA,PG

Note: PB to PF, PH, and PI are all open. However, PE and PF are output selected.

A02105

Figure 1  $I_{DD}$ 2 to  $I_{DD}$ 4 in HOLD Mode

Unit (capacitance: F)



Note: PA to PI, S1 to S4, COM1, and COM2 are all open.

Figure 2 I<sub>DD</sub>5 in BACK UP Mode

### **Pin Functions**

Pin	Pin No.	Function	I/O	I/O circuit type
PA0 PA1 PA2 PA3	35 34 33 32	Low threshold type dedicated input port  These pins can be used, for example, for key data acquisition.  Built-in pull-down resistors can be specified as an option. This option is in 4-pin units, and cannot be specified for individual pins.  Input through these pins is disabled in BACKUP mode.	Input	BACK UP  S Option  A02107
PB0 PB1 PB2 PB3 PC0 PC1 PC2 PC3  PD0 PD1 PD2 PD3	30 29 28 27 26 25 24 23 22 21 20 19	Dedicated output ports  Since the output transistor impedances are unbalanced CMOS, these pins can be effectively used for functions such as key scan timing. These pins go to the output high impedance state in BACKUP mode.  These pins go to the low level during a reset, i.e., when the RES pin is low.  Dedicated output ports  These are normal CMOS outputs. These pins go to the output high impedance state in BACKUP mode.  These pins go to the low level during a reset, i.e., when the RES pin is low.	Output	BACK UP
PE0 PE1/SCK PE2/SO PE3/SI  PF0 PF1 PF2 PF3	18 17 16 15 14 13 12 11	I/O port  These pins are switched between input and output as follows. Once an input instruction (IN, TPT, or TPF) is executed, these pins latch in the input mode. Once an output instruction (OUT, SPB, or RPB) is executed, they latch in the output mode.  Note that PE1, PE2 and PE3 are also used as the serial I/O port. These pins go to the input mode during a reset, i.e., when the RES pin is low.  In BACKUP mode these pins go to the input mode with input disabled.  I/O port  These pins are switched between input and output by the FPC instruction.  The I/O states of this port can be specified for individual pins.  These pins go to the input mode during a reset, i.e., when the RES pin is low.  In BACKUP mode these pins go to the input mode with input	I/O	PE1, PE3  BACK UP  A02109  Others
PG0 PG1 PG2 PG3	6 5 4 3	Dedicated input port Input through these pins is disabled in BACKUP mode.	Input	BACK UP  A02111

Continued from preceding page.

Pin	Pin No.	Function	I/O	I/O circuit type
PH0 PH1/BEEP PH2/DAC1 PH3/DAC2	10 9 8 7	Dedicated output port  Since these pins are high breakdown voltage n-channel transistor open-drain outputs, they can be effectively used for functions such as band power supply switching.  Note that PH1 is also used as the BEEP output and that PH2 and PH3 are also used as the DAC1 and DAC2 outputs.  These ports go to the high impedance state during a reset, i.e., when the RES pin is low, and in BACKUP mode.	Output	BACK UP
PI0/S25 PI1/S26 PI2/S27 PI3/S28	39 38 37 36	Dedicated output port  While these pins have a CMOS output circuit structure, they can be switched to function as LCD drivers. Their function is switched by the SS and RS instructions. These pins cannot be switched individually.  The LCD driver function is selected and a segment off signal is output when power is first applied or when RES is low.  These pins are held at the low level in BACKUP mode.  Note that when the general-purpose port use option is specified, these pins output the contents of IPORT when LPC is 1, and the contents of the general-purpose output port LATCH when LPC is 0.	Output	LCD output I port  LPC BACK UP  A02113
S1 to S24	63 to 40	LCD driver segment outputs  A frame frequency of 100 Hz and a 1/2 duty, 1/2 bias drive type are used.  A segment off signal is output when power is first applied or when RES is low.  These pins are held at the low level in BACKUP mode.  The use of these pins as general-purpose output ports can be specified as an option.	Output	BACK UP A02114
COM1 COM2	65 64	LCD driver common outputs  A 1/2 duty, 1/2 bias drive type is used.  The output when power is first applied or when RES is low is identical to the normal operating mode output.  These pins are held at the low level in BACKUP mode.	Output	BACK UP A02115
FMIN	74	FM VCO (local oscillator) input The input must be capacitor-coupled. The input frequency range is from 10 to 130 MHz.		<b>™</b>
AMIN	75	AM VCO (local oscillator) input   The band supported by this pin can be selected using the PLL instruction.   High (2 to 40 MHz) $\rightarrow$ SW   Low (0.5 to 10 MHz) $\rightarrow$ LW and MW	Input	HOLD or PLL STOP instruction  A02116

Continued from preceding page.


Pin	Pin No.	Function	I/O	I/O circuit type
HCTR	70	Universal counter input The input should be capacitor-coupled. The input frequency range is from 0.4 to 12 MHz. This input can be effectively used for FM IF or AM IF counting.		- <del> </del>
LCTR	71	Universal counter input The input should be capacitor-coupled for input frequencies in the range 100 to 150 kHz.  Capacitor coupling is not required for input frequencies from 1 Hz to 20 kHz.  This input can be effectively used for AM IF counting.  This pin can also be used as a normal input port.	Input	HOLD or PLL STOP instruction  A02116
ADI	69	A/D converter input A 1.28 ms period is required for a 6-bit sequential comparison conversion. The full scale input is ((63/96) · V <sub>DD</sub> ) for a data value of 3FH.	Input	ref HOLD or PLL STOP instruction
ĪNT	66	External interrupt request input An interrupt is generated when the INTEN flag is set (by an SS instruction) and a falling edge is input. This pin can also be used as a normal input port.	Input	77 A02118
EO1 EO2	77 78	Reference frequency and programmable divisor phase comparison error outputs Charge pump circuits are built in. EO1 and EO2 are the same.	Output	A02119
SNS	72	Input pin used to determine if a power outage has occurred in BACKUP mode This pin can also be used as a normal input port.	Input	A02120
HOLD	67	Input pin used to force the LC72322 to HOLD mode The LC72322 goes to HOLD mode when the HOLDEN flag is set (by an SS instruction) and the HOLD input goes low. A high breakdown voltage circuit is used so that this input can be used in conjunction with the normal power switch.	Input	A02120
RES	68	System reset input  This signal should be held low for 75 ms after power is first applied to effect a power-up reset.  The reset starts when a low level has been input for at least six reference clock cycles.	Input	A02118
XIN XOUT	1 80	Crystal oscillator connections (4.5 MHz) A feedback resistor is built in.	Input Output	X IN AO2121
TEST1 TEST2	2 79	LSI test pins. These pins must be connected to $V_{\mbox{\scriptsize SS}}.$	_	
V <sub>DD</sub> V <sub>SS</sub>	31, 73 76	Power supply	_	

### **Mask Options**

No.	Description	Selections				
	M/DT (watch dog times) including coloction	WDT included				
1	WDT (watchdog timer) inclusion selection	No WDT				
2	Port A pull-down resistor inclusion selection	Pull-down resistors included				
	Fort A pull-down resistor inclusion selection	No pull-down resistors				
		2.67 µs				
3	Cycle time selection	13.33 µs				
		40.00 μs				
4	LCD port/general purpose port selection	LCD ports				
4	LCD port/general-purpose port selection	General-purpose output ports				

### **Development Environment**

- The LC72P321 is used for OTP.
- The LC72EV321 is used as the evaluation chip.
- A total debugging system is available in which the TB-72EV32 evaluation chip board and the RE32 multifunction emulator are controlled by a personal computer.



### LC72321

### **LC72321 Instruction Table**

Abbreviations:

ADDR: Program memory address [12 bits]

b: Borrow

B: Bank number [2 bits]

C: Carry

DH: Data memory address high (row address) [2 bits]DL: Data memory address low (column address) [4 bits]

I: Immediate data [4 bits]M: Data memory addressN: Bit position [4 bits]Pn: Port number [4 bits]

r: General register (one of the locations 00 to 0FH in bank 0)

Rn: Register number [4 bits]

( ): Contents of register or memory

( )N: Contents of bit N of register or memory

ction		Оре	rand								M	achine	code	
Instruction group	Mnemonic	1st	1st 2nd	Function	Operation	D15	14	13	12	11	10	9 8	7 6 5 4	3 2 1 D0
	AD	r	М	Add M to r	$r \leftarrow (r) + (M)$	0	1	0	0	0	0	DH	DL	Rn
	ADS	r	М	Add M to r, then skip if carry	$r \leftarrow (r) + (M)$ skip if carry	0	1	0	0	0	1	DH	DL	Rn
ons	AC	r	М	Add M to r with carry	$r \leftarrow (r) + (M) + C$	0	1	0	0	1	0	DH	DL	Rn
Addition instructions	ACS	r	М	Add M to r with carry, then skip if carry	$r \leftarrow (r) + (M) + C$ skip if carry	0	1	0	1	0	0	DH	DL	Rn
n i	Al	М	1	Add I to M	$M \leftarrow (M) + I$	0	1	0	1	0	0	DH	DL	I
Additic	AIS	М	I	Add I to M, then skip if carry	$M \leftarrow (M) + I$ skip if carry	0	1	0	1	0	1	DH	DL	1
	AIC	М	I	Add I to M with carry	$M \leftarrow (M) + I + C$	0	1	0	1	1	0	DH	DL	1
	AICS	М	I	Add I to M with carry, then skip if carry	$M \leftarrow (M) + I + C$ skip if carry	0	1	0	1	1	1	DH	DL	1
	SU	r	М	Subtract M from r	$r \leftarrow (r) - (M)$	0	1	1	0	0	0	DH	DL	Rn
	sus	r	М	Subtract M from r, then skip if borrow	$r \leftarrow (r) - (M)$ skip if borrow	0	1	1	0	0	1	DH	DL	Rn
Su	SB	r	М	Subtract M from r with borrow	$r \leftarrow (r) - (M) - b$	0	1	1	0	1	0	DH	DL	Rn
Subtraction instructions	SBS	r	М	Subtract M from r with borrow, then skip if borrow	$ r \leftarrow (r) - (M) - b $ skip if borrow	0	1	1	0	0	0	DH	DL	Rn
tion	SI	М	ı	Subtract I from M	$M \leftarrow (M) - I$	0	1	1	1	0	0	DH	DL	I
Subtrac	SIS	М	ı	Subtract I from M, then skip if borrow	$M \leftarrow (M) - I$ skip if borrow	0	1	1	1	0	1	DH	DL	I
	SIB	М	I	Subtract I from M with borrow	$M \leftarrow (M) - I - b$	0	1	1	1	1	0	DH	DL	Ι
	SIBS	М	ı	Subtract I from M with borrow, then skip if borrow	$M \leftarrow (M) - I - b$ skip if borrow	0	1	0	1	1	1	DH	DL	I
Suc	SEQ	r	М	Skip if r equals M	r – M skip if zero	0	0	0	0	0	1	DH	DL	Rn
Comparison instructions	SGE	r	М	Skip if r is greater than or equal to M	r - M skip if not borrow $(r) \ge (M)$	0	0	0	0	1	1	DH	DL	Rn
parison	SEQI	М	I	Skip if M equal to I	M – I skip if zero	0	0	1	1	0	1	DH	DL	I
Com	SGEI	М	ı	Skip if M is greater than or equal to I		0	0	1	1	1	1	DH	DL	I

# LC72321

Continued from preceding page.

ction		Оре	rand							Machine code								
Instruction group	Mnemonic	1st	2nd	Function	Operation	D15	5 14	13	3 12	11	10	9 8	7 6 5 4	3 2 1 D0				
ation	AND	М	ı	AND I with M	$M \leftarrow (M) \wedge I$	0	0	1	1	0	0	DH	DL	ı				
Logical operation instructions	OR	М	ı	OR I with M	$M \leftarrow (M) \lor I$	0	0	1	1	1	0	DH	DL	ı				
Logica	EXL	r	М	Exclusive OR M with r	$r \leftarrow (r) \oplus (M)$	0	0	1	0	0	0	DH	DL	Rn				
	LD	r	М	Load M to r	$r \leftarrow (M)$	1	0	0	0	0	0	DH	DL	Rn				
	ST	М	r	Store r to M	M ← (r)	1	0	0	0	0	1	DH	DL	Rn				
ctions	MVRD	r	М	Move M to destination M referring to r in the same row	[DH, Rn] ← (M)	1	0	0	0	1	0	DH	DL	Rn				
Transfer instructions	MVRS	М	r	Move source M referring to r to M in the same row	$M \leftarrow [DH, Rn]$	1	0	0	0	1	1	DH	DL	Rn				
Trans	MVSR	M1	M2	Move M to M in the same row	[DH, DL1] ← [DH, DL2]	1	0	0	1	0	0	DH	DL1	DL2				
	MVI	М	I	Move I to M	$M \leftarrow I$	1	0	0	1	0	1	DH	DL	I				
	PLL	М	r	Load M to PLL registers	PLL r ← PLL DATA	1	0	0	1	1	0	DH	DL	Rn				
t tions	ТМТ	М	N	Test M bits, then skip if all bits specified are true	if M (N) = all 1s, then skip	1	0	1	0	0	1	DH	DL	N				
Bit test instructions	TMF	М	N	Test M bits, then skip if all bits specified are false	if M (N) = all 0s, then skip	1	0	1	0	1	1	DH	DL	N				
e call	JMP	AD	DR	Jump to the address	PC ← ADDR	1	0	1	1	ADDR (12 bits)								
broutine	CAL	AD	DR	Call subroutine	Stack ← (PC) + 1	1	1	0	0			,	ADDR (12 bits	)				
Jump and subroutine call instructions	RT			Return from subroutine	PC ← Stack	1	1	0	1	0	1	0 0	0 0 0 0	0 0 0 0				
Jump instru	RTI			Return from interrupt	PC ← Stack	1	1	0	1	0	1	0 1	0 0 0 0	0 0 0 0				
st tions	TTM	N		Test timer F/F then skip if it has not been set	if timer F/F = 0, then skip	1	1	0	1	0	1	1 0	0 0 0 0	N				
F/F test instructions	TUL	N		Test unlock F/F then skip if it has not been set	if UL F/F = 0, then skip	1	1	0	1	0	1	1 1	0 0 0 0	N				
tions	SS	N		Set status register	(Status register 1) $N \leftarrow 1$	1	1	0	1	1	1	0 0	0 0 0 0	N				
r instruc	RS	N		Reset status register	(Status register 1) N ← 0	1	1	0	1	1	1	0 1	0 0 0 0	N				
Status register instructions	TST	N		Test status register true	if (Status register 2) N = all 1s, then skip	1	1	0	1	1	1	1 0	0 0 0 0	N				
	TSF	N		Test status register false	if (Status register 2) N = all 0s, then skip	1	1	0	1	1	1	1 1	0 0 0 0	N				
Bank switching instructions	BANK	В		Select bank	BANK ← B	1	1	0	1	0	0	В	0 0 0 0	0 0 0 0				

Continued from preceding page.

ction		Ope	rand			Machine code								
Instruction group	Mnemonic	1st	2nd	Function	Operation C		14	13	12	11	10	9 8	7 6 5 4	3 2 1 D0
	LCD	М	ı	Output segment pattern to LCD digit direct	LCD (DIGIT) ← M	1	1	1	0	0	0	DH	DL	DIGIT
	LCP	М	ı	Output segment pattern to LCD digit through PLA	$LCD(DIGIT) \leftarrow PLA \leftarrow M$	1	1	1	0	0	1	DH	DL	DIGIT
dno	IN	М	Р	Input port data to M	$M \leftarrow (Port (P))$	1	1	1	0	1	0	DH	DL	Р
s gr	OUT	М	Р	Output contents of M to port	$(Port (P)) \leftarrow M$	1	1	1	0	1	1	DH	DL	Р
tion	SPB	Р	N	Set port bits	(Port (P)) N ← 1	1	1	1	1	0	0	0 0	Р	N
truc	RPB	Р	N	Reset port bits	(Port (P)) N ← 0	1	1	1	1	0	1	0 1	Р	N
I/O instructions group	TPT	Р	N	Test port bits, then skip if all bits specified are true	if (Port (P)) N = all 1s, then skip	1	1	1	1	1	0	1 0	Р	N
	TPF	Р	N	Test port bits, then skip if all bits specified are false	if (Port (P)) N = all 0s, then skip	1	1	1	1	1	1	1 1	Р	N
l counter ns	UCS	I		Set I to UCCW1	UCCW1 ← I	0	0	0	0	0	0	0 1	0 0 0 0	I
Universal counter instructions	UCC	ı		Set I to UCCW2	UCCW2 ← I	0	0	0	0	0	0	1 1	0 0 0 0	I
	FPC	N		F port I/O control	FPC latch ← N	0	0	0	1	0	0	0 0	0 0 0 0	N
S	CKSTP			Clock stop	Stop clock if HOLD = 0	0	0	0	1	0	0	0 1	0 0 0 0	0 0 0 0
tion	DAC	I		Load M to D/A registers	DAreg ← DAC DATA	0	0	0	0	0	0	1 0	0 0 0 0	I
truc	SIO	l1	12	Serial I/O control	SIOCW ← I1, I2	0	0	0	1	0	0	1 1	I1	12
Other instructions	SIOL	М	1	Load SIOreg to M	M ← SIOreg	0	0	0	1	1	0	DH	DL	I
the	SIOS	М	I	Store M to SIOreg	$SIOreg \leftarrow M$	0	0	0	1	0	1	DH	DL	I
	BEEP	I		Beep control	BEEPreg ← I	0	0	0	1	0	0	1 0	0 0 0 0	I
	NOP			No operation		0	0	0	0	0	0	0 0	0 0 0 0	0 0 0 0

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.