

Low-Voltage ETR-Controller

Overview

The LC72317, 72318 and 72319 are low-voltage electronic tuning radio microcontrollers that include a PLL that operates up to 250 MHz and a 1/4 duty 1/2 bias LCD driver on chip. These ICs include an on-chip DC-DC converter, making it is easy to create the supply voltages required for tuning and allowing cost reductions in end products.

These ICs are optimal for use in low-voltage portable audio equipment that includes a radio receiver.

Function


- Program memory (ROM):
- -6144×16 bits (12K bytes) LC72317 - 8192 × 16 bits (16K bytes) LC72318/319
- - -512×4 bits LC72319
- Cycle time: 40 µs (all 1-word instructions) at 75kHz crystal oscillation
- Stack: 8 levels
- LCD driver: 48 to 112 segments (1/4 duty, 1/2 bias drive)
- Interrupts: Two external interrupts
 - Timer interrupts (1, 5, 10, and 50 ms)
- A/D converter: Three input channels
 - (5-bit successive approximation conversion)
- Input ports: 9 ports (of which three can be switched for use as A/D converter inputs)
- Output ports: 6 ports (of which 1 can be switched for use as the beep tone output and 2 are opendrain ports)

Continued on next page.

Package Dimensions

unit: mm

3220-SQFP80



Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

- I/O ports: 29 pins (Of these 16 can be switched over to function as LCD ports as a mask options, and 3 ports can be switched over for use with serial I/O.)
- Serial I/O: One system
- Reference frequencies: 1, 3, 3.125, 5, 6.25, 12.5, and 25 kHz
- Input frequencies: FM band: 10 to 250 MHz AM band: 0.5 to 20 MHz
- Input sensitivity: FM band: 35 mVrms (50 mVrms at 130 MHz or higher frequency)
 - AM band: 35 mVrms
- IF counting: Using the HCTR input pin for 0.4 to 12 MHz signals
- External reset input: During CPU and PLL operations, instruction execution is started from location 0.

location 0.

- Built-in power-on reset circuit: The CPU starts execution from location 0 when power is first applied.
- Halt mode: The controller-operating clock is stopped.

Specifications

Absolute Maximum Ratings at Ta = 25° C, V_{SS} = 0 V

- Backup mode: The crystal oscillator is stopped.
- Static power-on function: Backup state is cleared with the PF port
- Beep tone: 1.5 and 3.1 kHz
- Built-in tuner voltage generating circuit: Cost reduced in tuner-use power supply circuit
- Memory retention voltage: 0.9 V at least
- V_{DD} voltage
 - PLL: 1.8 to 3.6 V
 - CPU and ADC: 1.6 to 3.6 V
- Optional function switches:
 - PH0 to PH3 (open-drain output/general-purpose input and output/S13 to S16)
 - PG0 to PG3 (open-drain output/general-purpose input and output/S17 to S20)
 - PI0 to PI3 (open-drain output/general-purpose input and output/S21 to S24)
 - PJ0 to PJ3 (open-drain output/general-purpose input and output/S25 to S28)
 - VSENSE circuit (provided/not provided)
- FM DC/DC clock (1/256, 75 kHz)
- Package: SQFP-80 (0.5-mm pitch)

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	VDD	-0.3 to +4.0	V
Input voltage	V _{IN}	All input pins	-0.3 to V _{DD} +0.3	V
Outractions literate	V _{OUT} (1)	AOUT, PE	-0.3 to +15	V
Output voltage	V _{OUT} (2)	All output pins except V _{OUT} (1)	-0.3 to V _{DD} + 0.3	V
	I _{OUT} (1)	PC, PD, PG, PH, PI, PJ, PK, PL, EO	0 to 3	mA
	I _{OUT} (2)	PB	0 to 1	mA
Output current	I _{OUT} (3)	AOUT, PE	0 to 2	mA
	I _{OUT} (4)	S1 to S28	300	μA
	I _{OUT} (5)	COM1 to COM4	3	mA
Allowable power dissipation	Pdmax	Ta = -20 to +70°C	300	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-45 to +125	°C

Allowable Operating Ranges at Ta = –20 to +70 $^{\circ}C,$ V_{DD} = 1.8 to 3.6 V

Deremeter	Sympol	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	
	V _{DD} (1)	PLL operating voltage	1.8	3.0	3.6	
Supply voltage	V _{DD} (2)	Memory retention voltage	1.0			
Supply voltage	V _{DD} (3)	CPU operating voltage	1.4	3.0	3.6	
	V _{DD} (4)	A/D converter operating voltage	1.6	3.0	3.6]
Input high-level voltage	V _{IH} (1)	Input ports other than V _{IH} (2), V _{IH} (3), AMIN, FMIN, HCTR, and XIN	0.7 V _{DD}		V _{DD}	V
	V _{IH} (2)	BRES port	0.8 V _{DD}		V _{DD}	V
	V _{IH} (3)	Port PF	0.6 V _{DD}		V _{DD}	V
	V _{IL} (1)	Input ports other than V _{IL} (2), V _{IL} (3), AMIN, FMIN, HCTR, and XIN	0		0.3 V _{DD}	V
Input low-level voltage	V _{IL} (2)	BRES port	0		0.2 V _{DD}	V
	V _{IL} (3)	Port PF	0		0.2 V _{DD}	V
	V _{IN} (1)	XIN	0.5		0.6	Vrms
Input omplitude	V _{IN} (2)	FMIN, AMIN	0.035		0.35	Vrms
Input amplitude	V _{IN} (3)	FMIN	0.05		0.35	Vrms
	V _{IN} (4)	HCTR	0.035		0.35	Vrms
Input voltage range	V _{IN} (5)	ADIO, ADI1, ADI3	0		V _{DD}	V
	F _{IN} (1)	XIN: $CI \le 35 \text{ k}\Omega$	70	75	80	kHz
	F _{IN} (2)	FMIN: V _{IN} (2), V _{DD} (1)	10		130	MHz
Input frequency	F _{IN} (3)	FMIN: V _{IN} (3), V _{DD} (1)	130		250	MHz
	F _{IN} (4)	AMIN(H): V _{IN} (3), V _{DD} (1)	2		40	MHz
	F _{IN} (5)	AMIN(L): V _{IN} (3), V _{DD} (1)	0.5		10	MHz
	F _{IN} (6)	HCTR: V _{IN} (3), V _{DD} (1)	0.4		12	MHz


Electrical Characteristics within the allowable operating ranges

Parameter	Symbol	Conditions		Ratings		Unit
Farameter	Symbol	Conditions	min	typ	max	Unit
	I _{IH} (1)	$XIN: V_I = V_{DD} = 3.0 V$			3	μA
	I _{IH} (2)	FMIN, AMIN, HCTR: $V_I = V_{DD} = 3.0 \text{ V}$	3	8	20	μA
Input high-level current	I _{IH} (3)	PA/PF (without pull-down resistors), the PC, PD, PG, PH, PI, PJ, PK, and PL ports, and BRES: $V_I = V_{DD} = 3.0 \text{ V}$			3	μΑ
	I _{IL} (1)	XIN: $V_{DD(1)} = V_{SS}$			-3	μA
	I _{IL} (2)	FMIN, AMIN, HCTR: $V_I = V_{DD} = V_{SS}$	-3	-8	-20	μA
Input low-level current	I _{IL} (3)	PA/PF (without pull-down resistors), the PC, PD, PG, PH, PI, PJ, PK, and PL ports, and BRES: $V_I = V_{DD} = V_{SS}$			-3	μA
Input floating voltage	VIF	PA/PF (with pull-down resistors)			0.05 V _{DD}	V
Pull-down resistor values	R _{PD} (1)	PA/PF (with pull-down resistors), V_{DD} = 3.0 V	75	100	200	kΩ
Puil-down resistor values	R _{PD} (2)	TEST1, TEST2 (with pull-down resistors)		10		kΩ
Hysteresis	V _H	BRES	0.1 V _{DD}	0.2 V _{DD}		V
Voltage doubler reference voltage	DBR4	Referenced to V _{DD} , C(3) = 0.47 μ F, Ta = 25°C * ¹	1.3	1.5	1.7	V
Voltage doubler step-up voltage	DBR1, 2, 3	$\label{eq:C1} \begin{array}{l} C(1)=0.47 \ \mu F \\ C(2)=0.47 \ \mu F, \mbox{ without loading, } Ta=25^{\circ}C \ ^{*1} \end{array}$	2.7	3.0	3.3	V
	V _{OH} (1)	PB: I _O = -1 mA	V _{DD} – 0.7 V _{DD}		V _{DD} – 0.3 V _{DD}	V
	V _{OH} (2)	PC, PD, PG, PH, PI, PJ, PK, PL: I _O = -1 mA	V _{DD} – 0.3 V _{DD}			V
Output high-level voltage	V _{OH} (3)	EO: I _O = -500 μA	V _{DD} – 0.3 V _{DD}			V
	V _{OH} (4)	XOUT: I _O = -1 μA	V _{DD} – 0.3 V _{DD}			V
	V _{OH} (5)	S1 to S28: I _O = -20 µA *1	2.0			V
	V _{OH} (6)	COM1, COM2, COM3, COM4: $I_O = -100 \ \mu A^{*1}$	2.0			V


Parameter	Country of	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
	V _{OL} (1)	PB: $I_0 = -1 \text{ mA}$	0.3 V _{DD}		0.7 V _{DD}	V
	V _{OL} (2)	PC, PD, PG, PH, PI, PJ, PK, PL: I _O = -1 mA			0.3 V _{DD}	V
	V _{OL} (3)	EO: I _O = -500 μA			0.3 V _{DD}	V
	V _{OL} (4)	XOUT: I _O = -1 μA			0.3 V _{DD}	V
Output low-level voltage	V _{OL} (5)	S1 to S28: I _O = -20 µA *1			1.0	V
	V _{OL} (6)	COM1, COM2, COM3, COM4: I _O = -100 μA *1			1.0	V
	V _{OL} (7)	PE: I _O = 2 mA			1.0	V
	V _{OL} (8)	AOUT, TU: $I_0 = 1$ mA, AIN = 1.3 V (AOUT), $V_{DD} = 3$ V			0.5	V
Output off leakage current	I _{OFF} (1)	Ports PB, PC, PD, PG, PH, PI, PJ, PK, PL, and EO	-3		+3	μA
Output on leakage current	I _{OFF} (2)	AOUT, TU and port PE	-100		+100	nA
A/D converter error		ADI0, ADI1, ADI3	-1/2		+1/2	LSB
Supply voltage drop detection voltage	V _{SENSE} (1)	Ta = 25°C *2	1.6	1.75	1.9	V
Supply voltage rise detection voltage	V _{SENSE} (2)	Ta = 25°C *2	(1)min +0.1		(1)max +0.2	V
	I _{DD} (1)	V _{DD} (1): F _{IN} (2) 130 MHz, Ta = 25°C		5	15	mA
	I _{DD} (2)	$V_{DD}(1)$: In HALT mode, Ta = 25°C *3		0.1		mA
Current drain	I _{DD} (3)	V_{DD} = 3.6 V, with the oscillator stopped, Ta = 25°C *4		0.1		mA
	I _{DD} (4)	V_{DD} = 1.8 V, with the oscillator stopped, Ta = 25°C *4		1		μA

Note: The halt mode current is due to the CPU executing 20 instruction steps every 125 ms.

Pin Assignment



Note: * C(1), C(2), and C(3) must be connected even if an LCD is not used.




Notes: *1. The capacitors C(1), C(2), and C(3) must be connected to the DBR pins.


*2. V_{SENSE}

When the V_{DD} voltage drops, the V_{SENSE} flag is set when that voltage is 1.75 V (typical). Applications can check the V_{SENSE} flag using the TST instruction. Battery or other power source depletion can be easily measured by monitoring this flag.


Note that the voltage for V_{SENSE} detection differs for the falling and rising directions. Thus, after the V_{SENSE} flag has been set due to a voltage drop, it will not be reset if the voltage rises by under 0.1 V.




*3. Halt mode current measurement circuit



With all ports other than those specified above left open. With output mode selected for PC and PD. With segments S13 to S28 selected.




*4. Backup mode current measurement circuit



With all ports other than those specified above left open. With output mode selected for PC and PD. With segments S13 to S28 selected.

Block Diagram



Pin Functions

Pin No.	Pin	I/O	Function	I/O circuit
80 1	XIN XOUT	1 0	75 kHz oscillator connections	
79 2	TEST1 TEST2	I	IC testing. These pins must be connected to ground during normal operation.	_
6 5 4 3	PA0 PA1 PA2 PA3	I	Special-purpose key return signal input ports designed with a low threshold voltage. When used in conjunction with port PB to form a key matrix, up to 3 simultaneous key presses can be detected. The four pull-down resistors are selected together in a single operation using the IOS instruction; they cannot be specified individually. Input is disabled in backup mode, and the pull-down resistors are disabled after a reset.	Input with built-in pull-down resistor
10 9 8 7	PB0 PB1 PB2 PB3	0	General-purpose CMOS and n-channel open-drain output shared-function ports. The IOS instruction (Pwn = 2) is used for function switching. (b0: PB0, b2: PB1, b3: PB2, PB3) (0: general-purpose CMOS, 1: n-channel open- drain) Special-purpose key source signal output ports. Since unbalanced CMOS output transistor circuits are used, diodes to prevent short-circuits when multiple keys are pressed are not required. These ports go to the output high-impedance state in backup mode. These ports go to the output high-impedance state after a reset and remain in that state until an output instruction (OUT, SPB, or RPB) is executed. *: Verify the output impedance conditions carefully if these pins are used for functions other than key source outputs.	Unbalanced CMOS push- pull/n-channel open-drain
14 13 12 11 21 20 19 18 17	PC0 PC1 PC2 PC3 INT0/PD0 INT1/PD1 PD2 PD3 PL0 *2	1/0	General-purpose I/O ports. PD0 and PD1 can be used as an external interrupt port. Input or output mode can be set individually using the IOS instruction by the bit . A value of 0 specifies input, and 1 specifies output. These ports go to the input disabled high-impedance state in backup mode. They are set to function as general-purpose input ports after a reset.	CMOS push-pull
27 26	BEEP/PE0 PE1	0	General-purpose output ports with shared beep tone output function (pin 27 only). The BEEP instruction is used to switch pin 27 between the general-purpose output port and beep tone output functions. To use pin 27 as a general-purpose output port, execute a BEEP instruction with b2 set to 0. Set b2 to 1 to use pin 27 as the beep tone output port. The b0 and b1 bits are used to select the beep tone frequency. There are two beep tone frequencies supported. *: When pin 27 is set up as the beep tone output, executing an output instruction to pin 27 only changes the state of the internal output latch, it does not affect the beep tone output function and the beep tone output function; the PE1 pin only functions as a general-purpose output. These pins go to the high-impedance state in backup mode and remain in that state until an output instruction or a BEEP instruction is executed. Since these ports are open-drain ports, resistors must be inserted between these pins and V _{DD} . These ports are set to general-purpose output port function after a reset.	N-channel open-drain

Pin No.	Pin	I/O	Function	I/O circuit
				CMOS input
25 24 23 22	PK0 SCK1/PK1 SO1/PK2 SI1/PK3	1/0 1/0 1/0	General-purpose input ports, general-purpose I/O ports, and serial I/O port. The general-purpose I/O port is switched using the IOS instruction; the direction (input or output) is set in a 1-bit unit. Switching between the general-purpose input port and the serial I/O port function is also performed with the IOS instruction. In backup mode, these ports go to the input disabled high-impedance state. After a reset, these pins are set to function as general-purpose input ports.	CMOS push-pull
30 29 28	PF0/ADI0 PF1/ADI1 PF2/ADI3	I	General-purpose input and A/D converter input shared function ports. The IOS instruction is used to switch between the general-purpose input and A/D converter port functions. The general-purpose input and A/D converter port functions can be switched by the bit, with 0 specifying general-purpose input, and 1 specifying the A/D converter input function. To select the A/D converter function, set up the A/D converter pin with an IOS instruction with Pwn set to 1. The A/D converter is started with the UCC instruction (b3 = 1, b2 = 1). The ADCE flag is set when the conversion completes. The INR instruction is used to read in the data. *: If an input instruction is executed for one of these pins which is set up for analog input, the read in data will be at the low level since CMOS input is disabled. In backup mode these pins go to the input disabled high-impedance state. These ports are set to their general-purpose input port function after a reset. The A/D converter is a 5-bit successive approximation type converter, and features a conversion time of 1.28 ms. Note that the full-scale A/D converter voltage (1FH) is (63/96) 3 V.	CMOS input/analog input
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47	PJ3/S28 PJ2/S27 PJ1/S26 PJ0/S25 PI3/S24 PI2/S23 PI1/S22 PI0/S21 PG3/S20 PG2/S19 PG1/S18 PG0/S17 PH3/S16 PH2/S15 PH1/S14 PH0/S13 *2	ο	Shared function ports that function either as LCD driver segment outputs or general-purpose I/O ports. The IOS instruction is used to switch between the segment output and the general-purpose I/O port functions. It is also used to switch the direction of pins functioning as general-purpose I/O ports. • When used as segment output ports The IOS (Pwn=8) instruction is used to set the following 4 pins to function as segment output ports. b0 to b3 correspond to S17 to S20/PG0 to PG3 (0: Segment output, 1: PG0 to PG3) The IOS (Pwn=9) instruction is used to set the following 4 pins to function as segment output ports. b0 to b3 correspond to S13 to S16/PH0 to PH3 (0: Segment output, 1: PH0 to PH3) The IOS (Pwn=D) instruction is used to set the following 4 pins to function as segment output ports. b0 to b3 correspond to S21 to S24/PI0 to PI3 (0: Segment output, 1: PG0 to PG3) The IOS (Pwn=E) instruction is used to set the following 4 pins to function as segment output ports. b0 to b3 correspond to S21 to S24/PI0 to PI3 (0: Segment output, 1: PG0 to PG3) The IOS (Pwn=E) instruction is used to set the following 4 pins to function as segment output ports. b0 to b3 correspond to S25 to S28/PJ0 to PJ3 (0: Segment output, 1: PH0 to PH3) • When used as general-purpose I/O ports The IOS instruction is used to switch the I/O direction. The directions of these pins can be set individually in 1-bit units.	CMOS push-pull
			After a reset, these pins function as segment output ports. Although the general-purpose port/LCD port setting is a mask option, the setup with the IOS instruction described above is also necessary.	

Continued from preceding page.

Pin No.	Pin	I/O	Function	I/O circuit
16 15	PL1 PL2	I	General-purpose input ports In backup mode, these ports go to the input disabled high-impedance state.	CMOS input
48 to 59	S12 to S1	0	LCD driver segment output pins. A 1/4-duty 1/2-bias drive technique is used. The frame frequency is 75 Hz. In backup mode, the outputs are fixed at the low level. After a reset, the outputs are fixed at the low level.	CMOS push-pull
60 61 62 63	COM4 COM3 COM2 COM1	0	LCD driver common output pins. A 1/4-duty 1/2-bias drive technique is used. The frame frequency is 75 Hz. In backup mode, the outputs are fixed at the low level. After a reset, the outputs are fixed at the low level.	
64 65 66 67	DBR4 DBR3 DBR2 DBR1	I	LCD power supply step-up voltage inputs.	
68	RES	I	System reset input. In CPU operating mode or halt mode, applications must apply a low level for at least one full machine cycle to reset the system and restart execution with the PC set to location 0. This pin is connected in parallel with the internal power on reset circuit.	
69	τυ	0	Tuning voltage generation circuit outputs. These pins include a transistor, and a tuning voltage (12 to 17 V) can be generated by connecting external coil, diode, and capacitor components.	N-channel open-drain
72	FMIN	I	FM VCO (local oscillator) input. This pin is selected with the PLL instruction CW1. The input must be capacitor coupled. Input is disabled in backup mode, in halt mode, after a reset, and in PLL stop mode.	CMOS amplifier input
73	AMIN	I	AM VCO (local oscillator) input. This pin and the bandwidth are selected with the PLL instruction CW1. CW1 b1, b0 Bandwidth 1 1 0.5 to 10 MHz (MW, LW) The input must be capacitor coupled. Input is disabled in backup mode, in halt mode, after a reset, and in PLL stop mode.	CMOS amplifier input

Continued from preceding page.

Pin No.	Pin	I/O	Function	I/O circuit
			 Special-purpose universal counter input port To measure a frequency, set up HCTR frequency measurement mode and the measurement time with a UCS instruction (b3=0, b2=0) and start the count with a UCC instruction. 	CMOS amplifier input
			UCS b1 b0 Measurement time Measurement	
70	HCTR	I	UCS b3 b2 Input pin mode 0 0 1 ms 0 0 HCTR Frequency measurement 0 1 4 ms	
			0 1 – 1 0 8 ms	
			1 0 – 1 1 32 ms	///
76 77	AIN AOUT	I O	The CNTEND flag is set when the count completes. Since the input circuit functions as an AC amplifier in this mode, the input must be capacitance coupled. This pin goes to the input disabled state in backup mode, halt mode, PLL stop mode, and after a reset.	
78	AGND	_	AGND is connected to ground.	
75	EO	0	Main charge pump output. When the local oscillator frequency divided by N is higher than the reference frequency a high level is output, when lower, a low level is output. The pin is set to the high-impedance state when the frequencies match. Output goes to the high-impedance state in backup mode, in halt mode, after a reset, and in PLL stop mode.	CMOS push-pull
74 31 71	V _{SS} V _{SS} V _{DD}	_	Power supply pin. This pin must be connected to ground. This pin must be connected to ground. This pin must be connected to V _{DD} .	_

Note 2: When a pin in an I/O switching port is used as an output, applications must first set up the data with an OUT, SPB, or RPB instruction and then set up output mode with an IOS instruction.

LC72317, 72318 and 72319 Series Instruction Set

Terminology

ADDR	: Program memory address
b	: Borrow
С	: Carry
DH	: Data memory address High (Row address) [2 bits]
DL	: Data memory address Low (Column address) [4 bits]
Ι	: Immediate data [4 bits]
Μ	: Data memory address
Ν	: Bit position [4 bits]
Rn	: Resister number [4 bits]
Pn	: Port number [4 bits]
PW	: Port control word number [4 bits]
r	: General register (One of the addresses from 00H to 0FH of BANK0)
(),[]	: Contents of register or memory
M (DH, DL)	: Data memory specified by DH, DL

Instruc-		Ope	rand	–							Ir	nstructio	on format		
tions	Mnemonic	1st	2nd	Function	Operations function	f	е	d	С	b	а	98	7 6 5 4	3 2	1 0
	AD	r	М	Add M to r	$r \leftarrow (r) + (M)$	0	1	0	0	0	0	DH	DL	r	
	ADS	r	М	Add M to r, then skip if carry	$r \leftarrow (r)$ + (M), skip if carry	0	1	0	0	0	1	DH	DL	r	
suc	AC	r	М	Add M to r with carry	$r \gets (r) + (M) + C$	0	1	0	0	1	0	DH	DL	r	
Addition instructions	ACS	r	м	Add M to r with carry, then skip if carry	$r \leftarrow (r) + (M) + C$ skip if carry	0	1	0	0	1	1	DH	DL	r	
n in	AI	М	I	Add I to M	$M \gets (M) + I$	0	1	0	1	0	0	DH	DL	I	
ditic	AIS	М	I	Add I to M, then skip if carry	$M \gets (M) + I, skip \text{ if carry}$	0	1	0	1	0	1	DH	DL	I	
Ad	AIC	М	I	Add I to M with carry	$M \gets (M) + I + C$	0	1	0	1	1	0	DH	DL	I	
	AICS	м	1	Add I to M with carry, then skip if carry	$M \leftarrow (M) + I + C,$ skip if carry	0	1	0	1	1	1	DH	DL	I	
	SU	r	М	Subtract M from r	$r \gets (r) - (M)$	0	1	1	0	0	0	DH	DL	r	
s	SUS	r	М	Subtract M from r, then skip if borrow	$r \leftarrow (r) - (M),$ skip if borrow	0	1	1	0	0	1	DH	DL	r	
tion	SB	r	М	Subtract M from r with borrow	$r \gets (r) - (M) - b$	0	1	1	0	1	0	DH	DL	r	
instruc	SBS	r	М	Subtract M from r with borrow, then skip if borrow	$r \leftarrow (r) - (M) - b$, skip if borrow	0	1	1	0	1	1	DH	DL	r	
tion	SI	М	I	Subtract I from M	$M \gets (M) - I$	0	1	1	1	0	0	DH	DL	I	
Subtraction instructions	SIS	м	I	Subtract I from M, then skip if borrow	$M \leftarrow (M) - I$, skip if borrow	0	1	1	1	0	1	DH	DL	I	
0	SIB	М	1	Subtract I from M with borrow	$M \gets (M) - I - b$	0	1	1	1	1	0	DH	DL	I	
	SIBS	м	I	Subtract I from M with borrow, then skip if borrow	$M \leftarrow (M) - I - b$, skip if borrow	0	1	1	1	1	1	DH	DL	I	

Instruc-		Ope	rand	F (1)							h	nstructio	on forma	at				
tions	Mnemonic	1st	2nd	Function	Operations function	f	е	d	С	b	а	98	76	54	3	3 2	2 1	0
0	SEQ	r	М	Skip if r equal to M	(r) – (M), skip if zero	0	0	0	1	0	0	DH	D	L	1		r	
tion	SEQI	М	1	Skip if M equal to I	(M) – I, skip if zero	0	0	0	1	1	0	DH	D	L	İ		Ι	
truc	SNEI	М	1	Skip if M not equal to I	(M) – I, skip if not zero	0	0	0	0	0	1	DH	D	L	İ		I	
Comparison instructions	SGE	r	М	Skip if r is greater than or equal to M	(r) – (M), skip if not borrow	0	0	0	1	1	0	DH	D	L			r	
ompari	SGEI	М	1	Skip if M is greater than equal to I	(M) – I, skip if not borrow	0	0	0	1	1	1	DH	D	L			I	
U	SLEI	М	I	Skip if M is less than I	(M) – I, skip if borrow	0	0	0	0	1	1	DH	D	L			I	
	AND	r	М	AND M with r	$r \leftarrow (r) \text{ AND (M)}$	0	0	1	0	0	0	DH	D	L			r	
s	ANDI	М	I	AND I with M	$M \gets (M) \; AND \; I$	0	0	1	0	0	1	DH	D	L			Ι	
Logic instructions	OR	r	М	OR M with r	$r \leftarrow (r) \text{ OR } (M)$	0	0	1	0	1	0	DH	D	L	ļ		r	
struc	ORI	М	I	OR I with M	$M \gets (M) \; OR \; I$	0	0	1	0	1	1	DH	D	L	1		I	
cin	EXL	r	М	Exclusive OR M with r	$r \leftarrow (r) \text{ XOR (M)}$	0	0	1	1	0	0	DH	D	L			r	
-ogi	EXLI	М	I	Exclusive OR M with M	$M \gets (M) \; XOR \; I$	0	0	1	1	1	0	DH	D	L	1		I	
	SHR	r	 	Shift r right with carry		0	0	0	0	0	0	0 0	1 1	1 0			r	
	LD	r	М	Load M to r	$r \leftarrow (M)$	1	1	0	1	0	0	DH	D	L			r	
suc	ST	М	r	Store r to M	$M \leftarrow (r)$	1	1	0	1	0	1	DH	D	L			r	
Transfer instructions	MVRD	r	м	Move M to destination M referring to r in the same row	[DH, Rn] ← (M)	1	1	0	1	1	0	DH	D	L			r	
nsfer in	MVRS	М	r	Move source M referring to r to M in the same row	$M \leftarrow [DH, Rn]$	1	1	0	1	1	1	DH	D	L			r	
Tra	MVSR	M1	M2	Move M to M in the same row	$[DH,DL1] \gets [DH,DL2]$	1	1	1	0	0	0	DH	DL	.1	ļ	[DL2	
	MVI	М	I	Move I to M	$M \gets I$	1	1	1	0	0	1	DH	D	L	-		Ι	
test	тмт	М	N	Test M bits, then skip if all bits specified are true	if M (N) = all 1s, then skip	1	1	1	1	0	0	DH	D	L			Ν	
Bit test instructions	TMF	М	N	Test M bits, then skip if all bits specified are false	if M (N) = all 0s, then skip	1	1	1	1	0	1	DH	D	L			Ν	
ne	JMP	AD	DR	Jump to the address	$PC \gets ADDR$	1	0	0				AI	DDR (13	8 bits)			-	
ubrouti uctions	CAL	AD	DR	Call subroutine	$\begin{array}{l} PC \leftarrow ADDR \\ Stack \leftarrow (PC) + 1 \end{array}$	1	0	1				AI	DDR (13	8 bits)				
nstru	RT			Return from subroutine	$PC \gets Stack$	0	0	0	0	0	0	0 0	1 0	0 0				
Jump and subroutine call instructions	RTI			Return from interrupt	$\begin{array}{l} PC \leftarrow Stack,\\ BANK \leftarrow Stack,\\ CARRY \leftarrow Stack \end{array}$	0	0	0	0	0	0	0 0	1 0	0 1				

Instruc-	Maamania	Ope	rand	Function	Operations function						l	nstru	uctic	on fo	ormat				
tions	Mnemonic	1st	2nd	Function	Operations function	f	е	d	С	b	а	9	8	7	6 5	4	3	2 1	0
	SS	SWR	N	Set status register	(Status W-reg) N \leftarrow 1	1	1	1	1 0	1 0	1	1	1		SWR			Ν	
Status register instructions	RS	SWR	Ν	Reset status register	(Status W-reg) N \leftarrow 0	1 0	1 1	1	1	1	1	1	1		SWR			Ν	
us r	TST	SRR	Ν	Test status register true	if (Status R-reg) N = all	1	1	1	1	1	0	0	0	0	SRI	R		Ν	
Stat	TSF	SRR	Ν	Test status register false	if (Status R-reg) N = all	1	1	1	1	1	0	0	0	1	SRI	R	1	Ν	
	TUL	Ν		Test Unlock F/F	if Unlock F/F (N) = all 0s, then skip	0	0	0	0	0	0	0	0	1	1 0	1		Ν	
	PLL	N	N	Load M to PLL register	$PLL \ reg \gets PLL \ data$	1	1	1	1	1	0	C	ЭН		DL			r	
_ [SIO	1	1		SIO reg \leftarrow I1, I2	0	0	0	0	0	0	0	0	1	11			12	
Hardware control instructions	UCS		I	Set I to UCCW1	$UCCW1 \gets I$	0	0	0	0	0	0	0	0	0	0 0	1		Т	
Stion	UCC		I	Set I to UCCW2	$UCCW2 \gets I$	0	0	0	0	0	0	0	0	0	0 1	0	1	Ι	
struc	BEEP		I	Beep control	$BEEP \ reg \gets I$	0	0	0	0	0	0	0	0	0	1 1	0	1	I	
ard	DZC		I	Dead zone control	$DZC \; reg \gets I$	0	0	0	0	0	0	0	0	1	0 1	1	1	Ι	
	TMS		I	Set timer register	Timer reg \leftarrow I	0	0	0	0	0	0	0	0	1	1 0	0	1	Ι	
	IOS	PWn	N	Set port control word	$IOS \; reg \; PWn \gets N$	1	1	1	1	1	1	1	0		PWn			Ν	
	IN	М	Pn	Input port data to M	$M \gets (Pn)$	1	1	1	0	1	0	D	н		DL		1	Pn	
	OUT	М	Pn	Output contents of M to port	$P1n \gets M$	1	1	1	0	1	1	D	н		DL		1	Pn	
Su Su	INR	М	Pn	Input port data to M	$M \gets (Pn)$	0	0	1	1	1	0	D	н		DL			Pn	
ctio	SPB	P1n	N	Set port1 bits	$(Pn)N \leftarrow 1$	0	0	0	0	0	0	1	0		Pn		1	Ν	
Istru	RPB	P1n	N	Reset port1 bits	$(Pn)N \leftarrow 0$	0	0	0	0	0	0	1	1		Pn			Ν	_
I/O instructions	TPT	P1n	N	Test port1 bits, then skip if all bits specified are true	if (Pn)N = all 1s, then skip	1	1	1	1	1	1	0	0		Pn			Ν	
	TPF	P1n	N	Test port1 bits, then skip if all bits specified are false	if (Pn)N = all 0s, then skip	1	1	1	1	1	1	0	1		Pn			Ν	
Bank switching instructions	BANK		I	Select Bank	BANK ← I	0	0	0	0	0	0	0	0	0	1 1	1		I	
	LCDA	М	I	Output segment pattern to LCD		1	1	0	0	0	0	D	н		DL		1	DIGIT	
LCD instructions	LCDB	М	I	digit direct	$LCD\;(DIGIT) \gets M$	1	1	0	0	0	1	D	н		DL			DIGIT	
I TC	LCPA	М	I	Output segment pattern to LCD		1	1	0	0	1	0	D	Н		DL		1	DIGIT	
.≝	LCPB	М	I	digit through LA	$LCD\;(DIGIT) \gets LA \gets M$	1	1	0	0	1	1	D	Н		DL		ļ	DIGIT	
Other instructions	HALT		I	Halt mode control	$\begin{array}{l} \text{HALT reg} \leftarrow \text{I}, \\ \text{then CPU clock stop} \end{array}$	0	0	0	0	0	0	0	0	0	1 0	0		I	
struc 0	CKSTP			Clock stop	Stop x'tal OSC	0	0	0	0	0	0	0	0	0	1 0	1	i		
L I	NOP			No operation	No operation	0	0	0	0	0	0	0	0	0	0 0	0	1		

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 2001. Specifications and information herein are subject to change without notice.