LC7219, 7219M



PLL Frequency Synthesizers

Overview

The LC7219 and LC7219M are high-performance, phase-locked loop (PLL) frequency synthesizer ICs that operate over the AM and FM radio wavebands. They feature excellent frequency tracking, making them ideal as reference frequency sources for use in AM/FM tuners, television and audio-video equipment, and high-quality car-stereo applications

The LC7219 and LC7219M operate from a 5 V supply and are available in 24-pin DIPs and 24-pin MFPs, respectively.

Features


- Programmable divider.
- General-purpose universal counter.

 (The IF signal count must be used together with the SD (station detect) signal from IF-IC).
- Unlock detector.
- 8 Hz real-time clock output.
- Ten selectable reference frequencies.
- 400 kHz microcontroller system-clock output.
- Swallow counter.
- Shift register.
- 5 V supply.
- 24-pin DIP and 24-pin MFP.

Package Dimensions


unit:mm

3067A-DIP24S




unit:mm

3045B-MFP24




- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Block Diagram



Pin Assignment



Top view

Pin Description

	D is	
Name	Description	
XIN	7.2MHz crystal oscillator input	
CE	Chip-enable input	
DI	Data input from microcontroller	
CL	Clock input	
DO	Data otuput to microcontroller	
SYC	400kHz, 66% duty cycle, system-clock output	
INO, IN1	Shift register data inputs	
OUT0 to OUT6	Shift register data outputs	
LCTR	Period or frequency measurement general-purpose counter input	
HCTR	Frequency measurement general-purpose counter input	
AMIN	AM band VCO signal input	
FMIN	FM band VCO signal input	
V_{DD}	Supply voltage	
PD1, PD2	Phase-detector charge pump outputs	
V _{SS}	Ground	
XOUT	7.2MHz crystal oscillator output	
	XIN CE DI CL DO SYC INO, IN1 OUTO to OUT6 LCTR HCTR AMIN FMIN VDD PD1, PD2 VSS	

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C,\ V_{SS}=0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD max}		-0.3 to +7.0	V
CE, CL, DI, IN0 and IN1 input voltage	V _{IN1}		-0.3 to +7.0	V
Input voltage for all other pins	V _{IN2}		-0.3 to V _{DD} +0.3	V
DO and SYC output voltage	V _{OUT1}		-0.3 to +7.0	V
OUT1 and OUT2 output voltage	V _{OUT2}		-0.3 to V _{DD} +0.3	V
OUT0 and OUT3 to OUT6 output voltage	VOUT3		-0.3 to +15.0	V
Output voltage for all other pins	VOUT4		-0.3 to V _{DD} +0.3	V
Allowable power dissipation	Pd max		350 (LC7219)	mW
Allowable power dissipation	Fulliax		350 (LC7219M)	11100
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C
Storage temperature	Tstg		-55 to +125	°C

Reommended Operating Conditions at $Ta=25^{\circ}C,\ V_{SS}=0V$

Parameter	Symbol	Conditions		Unit			
Parameter	Symbol	Conditions	min	typ max		7 01111	
Supply voltage range	V _{DD1}	V _{DD}	4.5		6.5	V	
Supply voltage range for crystal oscillator operation	V _{DD2}	V _{DD}	3.5		6.5	V	
CE, CL, DI, IN0 and IN1 high-level input voltage	V _{IH1}		2.2		6.5	V	
LCTR high-level iutput voltage	V _{IH2}	Period measurement, V _{DD} =4.5 to 6.5V	0.7V _{DD}		V _{DD}	V	
CL, CE, DI, IN0 and IN1 low-level input voltage	V _{IL1}		0		0.7	V	
LCTR low-level iutput voltage	V _{IL2}	Period measurement, V _{DD} =4.5 to 6.5V	0		0.3V _{DD}	V	
DO and SYC output voltage	V _{OUT1}				6.5	V	
OUT0 and OUT3 to OUT6 output voltage	V _{OUT2}				13	V	
XIN input frequency	fIN1	Sine wave, capacitive coupling, V _{DD} =3.5 to 6.5V	1.0	7.2	8.0	MHz	
FMIN input frequency*1	f _{IN2}	Sine wave, capacitive coupling, V _{DD} =4.5 to 6.5V See table 5	10		130	MHz	
AMIN input frequency	f _{IN3}	Sine wave, capacitive coupling, V _{DD} =4.5 to 6.5V See table 5	0.5		40.0	MHz	
HCTR input frequency*2	f _{IN4}	Priod measurement, sine wave, capacitive coupling, V _{DD} =4.5 to 6.5V	10		60	MHz	
LCTR input frequency	f.,	Frequency measurement, sine wave, capacitive coupling, V _{DD} =4.5 to 6.5V	15		500	KHz	
LOTA input frequency	fIN5	Priod measurement, pulse wave DC coupling, V _{DD} =4.5 to 6.5V	0.001		20.0	KHZ	
Crystal oscillator frequency	fXTAL	$X_{IN}-X_{OUT}$: Crystal impedance $\leq 50\Omega$	3.0	7.2	8.0	MHz	
XIN rms input amplitude	V _{IN1}	Sine wave, capacitive coupling, V _{DD} =4.5 to 6.5V	0.5		1.5	Vrms	
FMIN rms input amplitude*1	V _{IN2}	Sine wave, capacitive coupling, V _{DD} =4.5 to 6.5V	0.07		1.5	Vrms	
AMIN rms input amplitude	V _{IN3}	Sine wave, capacitive coupling, V _{DD} =4.5 to 6.5V	0.07		1.5	Vrms	
HCTR rms input amplitude*2	V _{IN4}	Frequency measurement, V _{DD} =4.5 to 6.5V	0.07		1.5	Vrms	
LCTR rms input amplitude	V _{IN5}	Frequency measurement, sine wave, capacitive coupling, V _{DD} =4.5 to 6.5V	0.07		1.5	Vrms	

- 1. f_{IN2} =10 to 160MHz for V_{IN2} =0.1V(min) 2. f_{IN4} =10 to 70MHz for V_{IN4} =0.1V(min)

Electrical Characteristics at $Ta=-40~to~+85^{\circ}C,~V_{SS}=0V$

Parameter	Symbol	Conditions		Ratings		Unit
Tarameter	Cymbol	Conditions	min	typ	max	Offic
XIN internal resistance	R _{f1}			1		$M\Omega$
FMIN internal resistance	R _{f2}			500		kΩ
AMIN internal resistance	R _{f3}			500		kΩ
HCTR internal resistance	R _{f4}			500		kΩ
LCTR internal resistance	R _{f5}			500		kΩ
LCTR hysteresis width	VH		0.1V _{DD}		0.6V _{DD}	V
CE, CL and DI high-level input current	I _{IH1}	V _{IN} =6.5V			5	μΑ
IN0 and IN1 high-level input current	I _{IH2}	V _{IN} =V _{DD}			5	μΑ
XIN high-level input current	I _{IH3}	V _{IN} =V _{DD}			20	μΑ
AMIN and FMIN high-level input current	I _{IH4}	V _{IN} =V _{DD}			40	μΑ
HCTR and LCTR high-level input current	I _{IH5}	V _{IN} =V _{DD}			40	μΑ
CE, CL and DI low-level input current	I _{IL1}	V _{IN} =V _{SS}			5	μΑ
IN0 and IN1 low-level input current	I _{IL2}	V _{IN} =V _{SS}			5	μΑ
XIN low-level input current	I _{IL3}	V _{IN} =V _{SS}			20	μΑ
FMIN and AMIN low-level input current	I _{IL4}	V _{IN} =V _{SS}			40	μΑ
HCTR and LCTR low-level input current	I _{IL5}	V _{IN} =V _{SS}			40	μΑ
OUT1 to OUT2 high-level output voltage	V _{OH1}	I _O =1mA	V _{DD} -1			V
PD1 to PD2 high-level output voltage	V _{OH2}	I _O =0.5mA	V _{DD} -1			V
OUT1 to OUT2 low-level output voltage	V _{OL1}	I _O =1mA			1.0	V
PD1 to PD2 low-level output voltage	V _{OL2}	I _O =0.5mA			1.0	V
OUT3 to OUT6 low-level output voltage	V _{OL3}	I _O =5mA			1.0	V
OUT0 low-level output voltage	V _{OL4}	I _O =1mA			1.0	V
DO low-level output voltage	V _{OL5}	I _O =5mA			1.0	V
SYC low-level output voltage	V _{OL6}	I _O =0.5mA, V _{DD} =3.5 to 6.5V			1.0	V
OUT0 and OUT3 to OUT6 output off leakage current	l _{OFF1}	V _O =13V			5	μΑ
DO output off leakage current	I _{OFF2}	V _O =6.5V			5	μΑ
SYC output off leakage current	l _{OFF3}	V _O =6.5V			5	μΑ
PD1 and PD2 low-level off leakage current	IOFFL	V _O =V _{SS}		0.01	10.0	nA
PD1 and PD2 high-level off leakage current	IOFFH	VO=VDD		0.01	10.0	nA
FMIN and HCTR input capacitance	C _{IN}		1	2	3	pF
Supply current	IDD	f _{IN2} =130MHz, V _{IN2} =70mV, 7.2MHz, crystal oscillator running, inputs grounded outputs open		20	30	mA
- Supp., Su., Oli	טט.	PLL inhibited, oscillator running, inputs grounded, outputs open		1.0		mA

Functional Description

Serial Data Input

The LC7219 and LC7219M are initialized by 36-bit data on the serial data input, DI, after power-on as shown in figure 1 and table 1.




Figure 1. Input data format

Table 1. Input data bits

Bits	Name	Description	Related bits
1 to 16	D ₀ to D ₁₅	Programmable divider ratio D ₁₅ is the msb. The lsb is determined by the setting of the DV and SP flags as shown in table 6. D ₀ to D ₃ are ignored if D ₄ is the lsb.	DV, SP
17 to 23	O ₀ to O ₆	Output port data Data bits O_0 to O_6 are latched into the $\overline{\text{OUT0}}$ to $\overline{\text{OUT6}}$ ports, respectively. When a data bit is 1, the corresponding output pin is LOW, and when 0, HIGH. These outputs can be used for frequency band selection. If TB is 1, the O_0 bit is ignored and the 8 Hz timebase signal is output on $\overline{\text{OUT0}}$.	ТВ
24	CTEN	General-purpose counter enable When CTEN is 0, the 20-bit general-purpose counter is reset and the HCTR and LCTR inuts are pulled to ground. When the CTEN flag is 1, the counter is enabled and the signal on HCTR or LCTR, selected by SC, is measured. Note that the general-purpose counter output should be transferred to the external controller before CTEN is set to 0.	SC, SF, GT
25 to 28	R ₀ to R ₃	Reference frequency select Bits R_0 to R_3 disable the PLL or select the reference frequency as shown in table 2. When the PLL is disabled, the programmable divider is stopped, AMIN and FMIN are pulled to ground, and the charge-pump outputs become high impedance.	
29, 30	DV, SP	Divider select and sensitivity select DV select the local-oscillator input FMIN or AMIN. SP selects the input frequency range when AMIN is selected as shown in table 6.	
31, 32	SC, SF	General-purpose counter input select and frequency/period measurement select SC selects the general-purpose counter input. SF selects frequency or period measurement when LCTR is selected as shown in table 7. When HCTR is selected, the counter is in frequency measurement mode.	CTEN, GT
33	GT	General-purpose counter time interval select Bit GT selects the measurement time interval or the number of periods to be measured. When GT=1, then 30 ms or 2 periods are selected, and when GT=0, 60 ms or 1 period is selected.	CTEN, SC, SF
34	ТВ	Timebase output enable When TB is 1, the 8 Hz, 40% duty cycle timebase signal is output on $\overline{\text{OUT0}}$. The O_0 bits is ignored.	00
35, 36	T ₀ , T ₁	Test control bits Bits T_0 to T_1 are used for device testing and are set to 0 for normal operation.	

The reference frequency is selected by bits R_0 to R_3 as shown in table 2.

Table 2. Reference frequency selection

R ₀	R ₁	R ₂	R ₃	Reference frequency (kHz)
0	0	0	0	100
0	0	0	1	50
0	0	1	0	25
0	0	1	1	25
0	1	0	0	12.5
0	1	0	1	6.25
0	1	1	0	3.125
0	1	1	1	3.125

Table 2. Reference frequency selection—continued

R_0	R ₁	R ₂	R ₃	Reference frequency (kHz)
1	0	0	0	10
1	0	0	1	9
1	0	1	0	5
1	0	1	1	1
1	1	0	0	
1	1	0	1	PLL inhibit
1	1	1	0	FEE IIIIIDIL
1	1	1	1	

Serial Data Input Timing

The timing for the serial data input is shown in figure 2. The first four bits, A_0 to A_3 , are the mode select bits. In 36-bit transfer mode, the final data bits are T_0 and T_1 , and in 24-bit transfer mode, O_6 and CTEN.




Figure 2. Input timing

Note

 $t_1 \ge 1.5 \mu s$, $t_2 \ge 0 \mu s$, $t_3 \ge 1.5 \mu s$, $t_4 < 1.5 \mu s$

Serial Data Output

The LC7219 and LC7219M both have an internal 28-bit shift register that comprise two bits representing the state of IN0 and IN1 (I_0 and I_1 , respectively), a 20-bit general-purpose counter address (C_0 to C_{19}) and unlock flags (UL0 to UL3) as shown in table 3.

The shift register contents are clocked out on DO when the serial data output mode is selected as shown in figure 3. The internal circuit of outputs DO and $\overline{OUT0}$ to $\overline{OUT6}$ are shown in figure 4.

Table 3. Shift register data

Bits	Name	Description
1, 2	I ₀ , I ₁	Input port data I_0 is the state of IN0, and I_1 , the state of IN1.
3, 4		Invalid
5 to 24	C ₀ to C ₁₉	General-purpose counter value Bits C ₀ to C ₁₉ are the latched value of the 20-bit counter. C ₁₉ is the msb.
25 to 28	UL3 to UL0	PLL unlock status bits Bits UL0 to UL3 are the latched data from the unlock detector circuit. When the phase error exceeds the value for a given bit as shown below for a 7.2MHz crystal, the bit is set. UL0 is set when $\Phi_{\text{ERROR}} \geq 1.1 \mu \text{s}$ UL1 is set when $\Phi_{\text{ERROR}} \geq 2.2 \mu \text{s}$ UL2 is set when $\Phi_{\text{ERROR}} \geq 3.3 \mu \text{s}$ UL3 is set when $\Phi_{\text{ERROR}} \geq 0.55 \mu \text{s}$




Figure 3. Shift register data format




Figure 4. Output driver internal circuits

Serial Data Output Timing

The timing for the serial data output is shown in figure 5. Bits A_0 to A_3 are the mode select bits. When CE goes HIGH, I_0 is output on DO, and each subsequent data bit is output on the falling edge of CL. CE should be held HIGH for 27 clock cycles to allow all data to be output.

In serial data output mode, DO is forced HIGH when CE goes LOW as shown in figure 5. DO goes LOW when the status of IN0 changes. In frequency or period measurement modes, DO goes LOW when frequency or period measurement is completed.




Figure 5. Output timing

Note

 $t_1 \ge 1.5 \mu s$, $t_2 \ge 0 \mu s$, $t_3 \ge 1.5 \mu s$, $t_5 < 1.5 \mu s$

Serial Bus Data Transfer

The LC7219 and LC7219M can both transfer data in three different modes-36-bit input data transfer, 24-bit input data transfer and 28-bit output data transfer. The transfer mode is selected by the four data bits on DI immediately prior to CE going HIGH as shown in figure 6 and table 4. These bits are synchronized to the clock and are latched into the mode register on the rising edge of CE.




Figure 6. Transfer mode select

Table 4. Mode selection

Mode	A ₃	A ₂	A ₁	A ₀	Description
36-bit serial data input	0	0	0	1	All bits of the control data are clocked in on DI. This mode sould be used after power-up to initialize the device. It can also be used to modify the values of bits R_0 to R_1 .
24-bit serial data input	0	0	1	0	24 bits of the control data are clocked in on DI. This mode is used to input the programmable divier ratio bits, the output port bits and the general-purpose counter enable bit.
serial data output	0	0	1	1	Data is output on DO. The data comprises the input data, the general-purpose counter value and the PLL unlock flags.
	0	0	0	0	
Illegal	0	1	×	×	Data cannot be transferred.
illegal	1	0	×	×	Data callifor be transiened.
	1 1 x x		×		

Note

 \times = don't care

Programmable Divider

The configuration of the programmable divider is shown in figure 7. Input mode selection is shown in table 5.




Figure 7. Programmable divider

Table 5. Programmable divider selection

DV	SP	Input frequency range (MHz)	1/2 divider	1/16 and 1/17 pulse swallower	12-bit programmable divider	Input port
1	×	10 to 160	✓	✓	✓	FMIN
0	1	2 to 40	-	✓	✓	AMIN
0	0	0.5 to 10.0	_	_	✓	AMIN

Note

 \times = don't care

When an FM signal is input on FMIN, the actual divider ratio is double the set ratio. For channel steps of 1, 5 and 9 kHz, a 3.6MHz crystal should be used. The programmable divider ratio is determined by the setting of the DV and SP bits as shown in table 6.

Table 6. Divider ratio settings

DV	SP	Isb	Set ratio	Actual ratio
1	×	D0	256 to 65535	Twice set ratio
0	1	D0	256 to 65535	Set ratio
0	0	D4	4 to 4096	Set ratio

Note

 \times = don't care

General-purpose Counter

The 20-bit general-purpose counter is used for both frequency and period measurement as shown in figure 8. The measurement mode is selected by bits SC and SF as shown in table 7. The counter value is output on DO with the msb first.




Figure 8. General-purpose counter

Table 7. General-purpose counter mode selection

SC	SF	Input port	Parameter
1	×	HCTR	Frequency measurement (sine wave)
0	1	LCTR	Frequency measurement (sine wave)
0	0	LCTR	Period measurement (pulse wave)

Note

 \times = don't care

In frequency measurement mode, the input cycles during a 30 or 60 ms interval are counted. Either LCTR or HCTR can be selected as the counter input.

In period measurement mode, LCTR is the single input, and the 900kHz cycles in one or two periods of the LCTR signal are counted.

The counter starts when the CTEN flag is set. The serial input data is latched in on the falling edge of CE. The input data on HCTR or LCTR should be input within 10 ms of this transition.

The period or frequency measurement count should be read while CTEN is still set to 1, as the counter is reset by setting CTEN to 0. CTEN should be set to 0 before each measurement.

The LCTR signal is passed directly to the counter input. The HCTR signal is passed through a divide-by-eight prescaler. The actual HCTR frequency is, therefore, eight times the measured frequency.

When the universal counter is used as the IF counter, the state of the IF-IC SD (station detect) signal must be checked by the microcontroller, and the IF counter buffer output turned on only after the SD signals are activated. Auto-search techniques using only the IF counter are not advisable since it is possible that the search can stop incorrectly at a location that does not have a station due to the IF counter buffer output leakage.

DO goes HIGH when the CTEN flag is set to 1, and LOW when frequency or period measurement is completed. DO can be monitored to check for measurement completion. The timing for the general-purpose counter is shown in figure 9.




Figure 9. General-purpose counter timing

Using DO monitor IN0

If the general-purpose counter is not being used and CTEN is 0, DO can be used to monitor changes in the external input signal IN0 as shown in figure 10.




Figure 10. INO output monitoring timing

Notes

- 1. Specify serial data output. DO goes HIGH after data is output on DO and CE goes LOW.
- 2. DO goes LOW when IN0 changes.

Using DO to monitor for measurement completion

DO can be used to monitor for frequency or period measurement completion as shown in figure 11.




Figure 11. Measurement completion timing

Notes

- 1. Setting CTEN to 1 sets DO HIGH and prevents IN0 from affecting DO.
- 2. DO goes LOW when the measurement is complete.

Phase-locked Loop

Reading the PLL unlock flags

The PLL unlock flags are set on the rising edge of the internal Φ_{ERROR} signal and cleared on the rising edge of the CE signal. In serial data output mode, the flags set since the last rising edge of CE can be read. This is the interval t_0 to t_1 shown in figure 12.

Each PLL unlock flag is set if the corresponding time interval is exceeded as follows.

UL0 is set when $\Phi_{ERROR} \ge 1.11 \mu s$

UL1 is set when Φ_{ERROR}≥2.22μs

UL2 is set when $\Phi_{ERROR} \ge 3.33 \mu s$

UL3 is set when $\Phi_{ERROR}{\ge}0.55\mu s$

The flag values for different error ranges, where Φ_{ERROR} is the phase error for the 7.2MHz crystal, are as follows.

If $\Phi_{ERROR}\!\!<\!\!0.55\mu s,\,UL\!\!=\!\!0000$

If $0.55\mu s \le \Phi_{ERROR} < 1.11\mu s$, UL=1000

If $1.11\mu s \le \Phi_{ERROR} < 2.22\mu s$, UL=1001

If $2.22\mu s \le \Phi_{ERROR} < 3.33\mu s$, UL=1011

If $3.33\mu s \le \Phi_{ERROR}$, UL=1111




Figure 12. PLL unlock flag timing

Application Notes

The recommended crystal oscillator for the LC7219 and LC7219M is the Nihon Dempa Kogyo Co., Ltd. (NDK) LN-X-0702 (NR-18 type) or the LN-P-0001 (AT-51 type). The oscillator is connected as shown in figure 13.




Figure 13. Crystal oscillator connection

The device parameters for crystal oscillator frequencies 3.6MHz and 7.2MHz are shown in table 8.

Table 8. Device parameters vs. crystal frequency

Paraeter	Crystal frequency			
Falaciei	7.2MHz	3.6MHz		
Timebase clock	8Hz	4Hz		
System clock	400kHz	200kHz		
Frequency measurement interval	30/60ms	60/120ms		
Period measurement check signal	900kHz	450kHz		
Reference frequencies	1kHz, 5kHz, 9kHz, 10kHz, 25kHz, 50kHz, 100kHz,	0.5kHz, 2.5kHz, 4.5kHz, 5kHz, 12.5kHz, 25kHz, 50kHz,		
Data input/output timing	t ₁ 1.5µs, t ₃ 1.5µs	t ₁ 3μs, t ₂ 3μs		

Typical Application

Figure 14 shows a TV/AM/FM system using the IF counting system for electronic tuning.




Figure 14. TV/AM/FM system

The FMIN, AMIN, HCTR, and LCTR inputs should be capacitively coupled using a capacitor in the range 50 to 100pF. These coupling capacitors should be as close as possible to their respective inputs to minimize the effects of stray capacitance.

The IF signals measurement should be done afte the IF-IC SD (station detect) signal are activated. The circuit characteristics for each mode, TV, FM and AM, are shown in table 9.

Table 9. Circuit characteristics

Mode	DV	SP	Tuning frequency steps	RF frequency	IF frequency	VCO frequency	PLL reference frequency	Programmable divider ratio
TV	1	×	50kHz	637.75MHz (UHF)	10.7MHz	648.45MHz	3.125kHz	12,969
FM	1	×	100kHz	90MHz	10.7MHz	100.7MHz	50kHz	1,007
AM	0	0	10kHz	1,000kHz	450kHz	1,450kHz	10kHz	145

Note

 \times = don't care

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 2001. Specifications and information herein are subject to change without notice.