

PLL Frequency Synthesizer for Electronic Tuning in Car Audio Systems

Preliminary

CCE

Overview

The LC72151V is a PLL frequency synthesizer for car audio systems. It can implement high-performance multifunction tuners such as RDS tuners and features a fast locking circuit.

Functions

- High-speed programmable divider
 - FMIN: 10 to 160 MHz: Pulse swallower type
 - AMIN: 2 to 40 MHz: Pulse swallower type
 0.5 to 10 MHz: Direct division type
- IF counter
 - HCTR: 0.4 to 25 MHz: for FM IF count
 - LCTR: 10 to 500 kHz: for AM IF count $1.0 \text{ to } 20 \times 10^3 \text{ Hz}$: for frequency measurement
- Reference frequency
 - One of 11 frequencies may be selected (when a 10.25 or 10.35 MHz crystal is used)
 50, 30°, 25, 12.5, 10, 9°, 6.25, 5, 3.125, 3°, 1 kHz
 Note: Cannot be used when a 10.25 MHz crystal is used
- · Phase comparator
 - Supports dead band control
 - Built-in unlock detection circuit
 - Built-in deadlock clearing circuit
- · Built-in amplifier for forming an active low-pass filter
 - Built-in operational amplifier for FM high-speed locking
 - Built-in MOS transistor for AM tuning
- · Built-in crystal oscillator output buffer

- I/O ports General-purpose I/O: 2 pins
 - Four input ports (maximum)
 - Three output ports (maximum)
- · Serial data I/O
 - Supports communication with the controller in the CCB format.
- · Operating ranges
 - Supply voltage: 4.5 to 5.5 V (V_{DD})


7.5 to 9.5 V (AV_{DD})

- Operating temperature: -40 to +85°C
- · Package
 - SSOP30

Package Dimensions


unit: mm

3191A-SSOP30




- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Pin Assignment



(Top view)

Block Diagram



Specifications Absolute Maximum Ratings at ${\rm Ta}=25^{\circ}{\rm C},\,{\rm V}_{SS}={\rm AV}_{SS}=0~{\rm V}$

Parameter	Symbol	Pin	Ratings	Unit
Cumply voltage	\/ may	V _{DD} *	-0.3 to +7.0	V
Supply voltage	V _{DD} max	AV _{DD} *	-0.3 to +11.0	V
	V _{IN} 1 max	CE, CL, DI	-0.3 to +7.0	
Maximum input voltage	V _{IN} 2 max	XIN, FMIN, AMIN, HCTR/I-3, LCTR/I-4, AIN2, TGI1, TGI2, TGO	-0.3 to V _{DD} + 0.3	V
	V _{IN} 3 max	I/O-1, I/O-2	-0.3 to +15.0	
	V _{IN} 4 max	AIN1, AREF	-0.3 to +6.5	
	V _O 1 max	DO	-0.3 to +7.0	
Maximum output voltage	V _O 2 max	XOUT, PDM1, PDM2, PDS, PDF, XBUF, TGI1, TGI2, TGO	-0.3 to V _{DD} + 0.3	V
	V _O 3 max	I/O-1, I/O-2, O-3, AOUT2	-0.3 to +15.0	
	V _O 4 max	AOUT1	-0.3 to +11.0	
	I _O 1 max	I/O-1, I/O-2, O-3	0 to 10.0	
Maximum output current	I _O 2 max	DO, TGI1, TGI2, TGO, AOUT1, AOUT2	0 to 5.0	mA
	I _O 3 max	XBUF	0 to 3.0	
Allowable power dissipation	Pd max	(Ta ≤ 85°C)	SSOP30 :160	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note: Power must be applied to AV_{DD} before applying to V_{DD} and AV_{DD} must be higher than or equal to V_{DD} .

Allowable Operating Ranges at Ta = –40 to $85^{\circ}C$, V_{SS} = AV_{SS} = 0~V

Parameter	Cumple of	Pin	Conditions		Ratings		Unit
Parameter	Symbol	Pin	Conditions	min	typ	max	Unit
	V _{DD} 1	V _{DD}	$V_{DD} \le AV_{DD}$	4.5		5.5	
Supply voltage	V _{DD} 2	AV _{DD}	$V_{DD} \le AV_{DD}$	7.5	8.5	9.5	V
	V _{DD} 3	V _{DD}	Serial data retention voltage	2.0			
	V _{IH} 1	CE, CL, DI		0.7V _{DD}		6.5	
High-level input voltage	V _{IH} 2	I/O-1, I/O-2		0.7V _{DD}	'V _{DD} 13		V
Tigit level input voltage	V _{IH} 3	HCTR/I-3, LCTR/I-4		0.7V _{DD}		V _{DD}	
Low-level input voltage	V _{IL}	CE, CL, DI, I/O-1, I/O-2, HCTR/I-3, LCTR/I-4		0		0.3V _{DD}	V
	V _O 1	DO		0		6.5	
Output voltage	V _O 2	AOUT1		0		9.5	V
Output voltage	V _O 3	I/O-1, I/O-2, O-3, AOUT2		0		13	V
	f _{IN} 1	XIN	V _{IN} 1 *1	7		11	
	f _{IN} 2	FMIN	V _{IN} 2 *1	10		160	
	f _{IN} 3	AMIN (SNS=1)	V _{IN} 3 *1	2		40	MHz
Input frequency	f _{IN} 4	AMIN (SNS=0)	V _{IN} 4 *1	0.5		10	
	f _{IN} 5	HCTR/I-3	V _{IN} 5 *1	0.4		25	
	f _{IN} 6	LCTR/I-4	V _{IN} 6 *1	10		500	kHz
	f _{IN} 7	LCTR/I-4	V _{IN} 7 *2	1.0		20 × 10 ³	Hz

Continued from preceding page.

Parameter	Symbol	Pin	Conditions		Ratings		Unit
Falametei	Symbol	F 111	Conditions	min	typ	max	Offic
	V _{IN} 1	XIN	f _{IN} 1	200		1500	
	V _{IN} 2-1	FMIN	f = 10 to 50 MHz	40		1500	
	V _{IN} 2-2	FMIN	f = 50 to 130 MHz	20		1500	
	V _{IN} 2-3	FMIN	f = 130 to 160 MHz	40		1500	
	V _{IN} 3	AMIN (SNS=1)	f _{IN} 3	40		1500	
Input amplitude	V _{IN} 4	AMIN (SNS=0)	f _{IN} 4	40		1500	mVrms
	V _{IN} 5-1	HCTR/I-3	f = 0.4 to 25 MHz *3	40		1500	
	V _{IN} 5-2	HCTR/I-3	f = 8 to 12 MHz *4	70		1500	
	V _{IN} 6-1	LCTR/I-4	f = 10 to 400 kHz *3	40		1500	
	V _{IN} 6-2	LCTR/I-4	f = 400 to 500 kHz *3	20		1500	
	V _{IN} 6-3	LCTR/I-4	f = 400 to 500 kHz *4	70		1500	
Guaranteed crystal oscillator frequency ranges	X'tal	XIN, XOUT	*5	10.25		10.35	MHz

Notes: 1. Sine wave with capacitor coupled.

2. Pulse wave with DC coupled.

- 3. Serial data: CTC = 0
 4. Serial data: CTC = 1
- 5. Recomended CI value for the crystal oscillator: CI \leq 70 Ω

Electrical Characteristics in the Allowable Operating Ranges

Doromotor	Cumbal	Pin	Conditions		Ratings		Unit		
Parameter	Symbol	Pin	Conditions	min	typ	max	Unit		
	Rf1	XIN			1		МΩ		
	Rf2	FMIN			500				
Internal feedback resistance	Rf3	AMIN			500		kΩ		
	Rf4	HCTR/I-3			500		K12		
	Rf5	LCTR/I-4			500				
Internal null dayun registense	Rpd1	FMIN		80	200	600			
Internal pull-down resistance	Rpd2	AMIN		80	200	600	kΩ		
Hysteresis	V _{HIS}	CE, CL, DI, LCTR/I-4			0.1 V _{DD}		V		
	V 4	PDM1, PDM2, PDS, PDF	I _O = - 1 mA	V _{DD} – 1.0					
Lligh lavel autout valtage	V _{OH} 1	PDM1, PDM2, PD5, PDF	I _O = -2 mA	V _{DD} – 2.0] ,,		
High-level output voltage	V _{OH} 2	AOUT1	I _O = - 1 mA	AV _{DD} – 1.0			V		
	V _{OH} 3	XBUF	I _O = - 0.5 mA	V _{DD} – 1.5					
	V 1	PDM1, PDM2, PDS, PDF	I _O = 1 mA			1.0			
	V _{OL} 1	PDIVIT, PDIVIZ, PD3, PDF	I _O = 2 mA			2.0			
	V _{OL} 2	AOUT1	I _O = 1 mA			1.0			
	V _{OL} 3	XBUF	I _O = 0.5 mA			1.5			
Law lavel autaut valtage			I _O = 1 mA			0.2	1 ,,		
Low-level output voltage	V _{OL} 4	I/O-1, I/O-2, O-3	I _O = 5 mA			1.0	V		
			I _O = 8 mA			1.6			
	\/ F	DO	I _O =1 mA			0.2			
	V _{OL} 5	DO	I _O = 5 mA			1.0			
	V _{OL} 6	AOUT2	I _O = 1 mA, AIN2 = 1.3 V			0.5			
	I _{IH} 1	CE, CL, DI	V _I = 6.5 V			5.0			
	I _{IH} 2	I/O-1, I/O-2	V _I = 13 V			5.0			
	I _{IH} 3	HCTR/I-3, LCTR/I-4	$V_I = V_{DD}$			5.0	μΑ		
High-level input current	I _{IH} 4	XIN	$V_I = V_{DD}$	0.11		0.9	μΑ.		
r ngir-ievei input current	I _{IH} 5	FMIN, AMIN, HCTR/I-3, LCTR/I-4	$V_I = V_{DD}$	1.8		15			
	I _{IH} 6	AIN1, AREF	V _I = 5.5 V		0.01	100	nA		
	I _{IH} 7	TGI1, TGI2, TGO	$V_I = V_{DD}$			3.0	μΑ		

Continued from preceding page.

Parameter	Symbol	Pin	Conditions		Ratings		Unit			
Parameter	Symbol	Pin	Conditions	min	typ	max	Onit			
	I _{IL} 1	CE, CL, DI	V _I = 0 V			5.0				
	I _{IL} 2	I/O-1, I/O-2	V _I = 0 V			5.0				
	I _{IL} 3	HCTR/I-3, LCTR/I-4	V _I = 0 V			5.0	l			
Low lovel input ourrent	I _{IL} 4	XIN	V _I = 0 V	0.11		0.9	μA			
Low-level input current	I _{IL} 5	FMIN, AMIN, HCTR/I-3, LCTR/I-4	V _I = 0 V	1.8		15				
	I _{IL} 6	AIN1, AREF	V _I = 0 V		0.01	100	nA			
	I _{IL} 7	TGI1, TGI2, TGO	V _I = 0 V			3.0	μA			
			$V_{IN} = 8.5 \text{ V}, I = \pm 3 \text{ mA},$ $AV_{DD} = 8.5 \text{ V}$		70	140				
Analog switch on resistance	R _{ON}	TGI1, TGI2, TGO	V _{IN} = 4.5 V, I = ±3 mA, AV _{DD} = 8.5 V		50 100					
			V _{IN} = 0.5 V, I = ±3 mA, AV _{DD} = 8.5 V		70	140				
	I _{OFF} 1	AOUT1	V _O = 6.5 V			5.0				
Output off leakage current	I _{OFF} 2	I/O-1, I/O-2, O-3, AOUT2	V _O = 13 V			5.0	μA			
	I _{OFF} 3	DO	V _O = 6.5 V			5.0				
High-level 3-state off leakage current	I _{OFFH}	PDM1, PDM2, PDS, PDF	$V_O = V_{DD}$		0.01	200	nA			
Low-level 3-state off leakage current	I _{OFFL}	PDM1, PDM2, PDS, PDF	V _O = 0 V		0.01	200	nA			
Input capacitance	C _{IN}	FMIN			6		pF			
	I _{DD} 1	V _{DD}	X'tal = 10.35 MHz $f_{IN}2 = 160 \text{ MHz}$ $V_{IN}2 = 40 \text{ mVrms}$		10	18				
Curali aureat	I _{DD} 2	V _{DD}	PLL block stopped (PLL INHIBIT) X'tal OSC operating (X'tal = 10.35 MHz)		0.5	1.5	mA			
Supply current	I _{DD} 3 AV _{DD}		PLL block stopped (PLL INHIBIT) X'tal OSC stopped On-chip op-amp stopped			1.5				
	I _{DD} 4	V _{DD}	PLL block stopped (PLL INHIBIT) X'tal OSC stopped On-chip op-amp stopped			10	μA			

Pin Functions

Pin No.	Symbol	Usage	Function	Pin circuit				
30 1	XIN XOUT	X'tal OSC	Crystal oscillator connection. (10.25 or 10.35 MHz)					
8	FMIN	Local oscillator signal input	 FMIN is selected by setting DVS in the control data to 1. Enters high-speed locking mode by setting SNS in the control data to 1. Enters normal mode by setting SNS in the control data to 0. Input frequency: 10 to 160 MHz The signal is transmitted to the swallow counter. The divisor can be set to a value in the range 272 to 65,535. 					
9	AMIN	Local oscillator signal input	• AMIN is selected by setting DVS in the control data to 0. • When SNS in the control data is set to 1: Input frequency: 2 to 40 MHz The signal is directly transmitted to the swallow counter. • When SNS in the control data is set to 0: Input frequency: 0.5 to 10 MHz The signal is directly transmitted to the 12-bit programmable divider. The divisor can be set to a value in the range 5 to 4,095.					
29	CE	Chip enable	This pin must be set to the high level when inputting serial data to the LC72151V DI pin and when outputting serial data from the DO pin.	<u> </u>				
28	DI	Input data	Serial data input for transferring data from the controller to the LC72151V.	<u> </u>				
27	CL	Clock	Data synchronization clock signal used when inputting serial data to the LC72151V DI pin and when outputting serial data from the DO pin.	□——\$>>—				
26	DO	Output data	Output data • Serial data output for transferring data from the LC72151V to the controller.					
6	V_{DD}	Power	LC72151V power supply. A voltage in the range 4.5 to 5.5 V must be provided when the PLL circuit is operating. The power-on reset circuit operates when power is first applied. Note: Power must be applied to AV _{DD} before applied to V _{DD} and AV _{DD} must be higher than or equal to V _{DD} .					
7	V _{SS}	Ground	• LC72151V ground.					
2 3	I/O-1 I/O-2	I/O ports						

Continued from preceding page.

Pin No.	Symbol	Usage	Function	Pin circuit		
5	O-3	Output port	 Dedicated output pin Latches OUT3 in the control data and outputs data from O-3 pin. This pin goes open state at a power-on reset. 			
19 12 13 14 15	AIN1 AREF AV _{DD} AV _{SS} AOUT1	Op-amp for low-pass filter amp	 Op-amp for PLL active low-pass filter AV_{SS} is the analog system ground pin shared with low-pass filter Nch MOS transistor. Voltage applied to AREF pin must be 1/2 that to V_{DD} pin. Note: Power must be applied to AV_{DD} before applied to V_{DD}, and AV_{DD} must be higher than or equal to V_{DD}. 	AVDD AIN1 AREF AVSS		
24 25	AIN2 AOUT2	Transistor for low-pass filter amp	 PLL active low-pass filter Nch MOS transistor Source of the transistor is connected to AV_{SS} pin. Note: Connect AV_{SS} pin to ground in use. 	OAVss		
21 23 20	PDM1 PDM2 PDS	Charge pump output	PLL charge pump output When the frequency created by dividing the local oscillator signal frequency by N is higher than the reference frequency, a high level is output from the PD pin. When lower, a low level is output. The PD pin goes to the high-impedance state when the frequencies match.	A		
22	PDF	PLL high-speed locking charge pump output	PLL high-speed locking charge pump output When the high-speed locking mode is selected, signal pulses is output according to the frequency variation. This pin enters high-impedance state when the local oscillation frequency enters the set frequency range.	A		
18 17 16	TGI1 TGI2 TGO	PLL high-speed locking TG	PLL high-speed locking active low-pass filter transmission gate input/output dual function pins Note: Connect AV _{SS} pin to ground in use.	TGI1 TGI2 TGI2		
10	HCTR/I-3	General-purpose counter	HCTR is selected by setting CTS1 in the control data to 1. Input frequency: 0.4 to 25 MHz The signal is input to a divide-by-2 circuit and the result is input to a general-purpose counter. This counter can also be used as an integrating counter. The counter value is output as the result of the count, MSB first, from the DO pin. There are four measurement periods: 4, 8, 32, and 64 ms. When H/I-3 in the control data is set, this pin functions as an input port, and the value is output from the output pin DO.			
11	LCTR/I-4	General-purpose counter	 LCTR is selected by setting CTS1 in the control data to 1. When the LCTR is selected as described above and CTS0 is set to 1: This pin enters the frequency measurement mode. Input frequency: 10 to 500 kHz The signal is directly transmitted to the general-purpose counter. When CTS0 is set to 0 This pin enters period measurement mode. Input frequency: 1 Hz to 20 kHz Period can be measured either in single period or in double period. If double period measurement is selected, the frequency is 2 Hz to 40 kHz. The counter value is output as the result of the count, MSB first, from the DO pin. When L/I-4 in the control data is set: This pin functions as an input port, the value is output from the output pin DO. 			

Continued from preceding page.

Pin No.	Symbol	Usage	Function	Pin circuit
4	XBUF	Crystal oscillator buffer	Output buffer for the crystal oscillator circuit When XB in the serial data is set to 1, the output buffer operates and the crystal oscillator signal (a pulse signal) is output. When XB is 0, XBUF outputs a low level. After the power-on reset, the output buffer is fixed at the low level.	XOUT


Serial Data I/O Methods

Data is input to and output from the LC72151V using the Sanyo CCB (Computer Control Bus) format, which is the serial bus format used by SANYO audio ICs. This IC adopts a CCB format with an 8-bit address.


	I/O mode				Addr	ess				Content
	I/O IIIode	В0	B1	B2	В3	A0	A1	A2	А3	Content
										Control data input (serial input) mode.
[1]	IN1 (82)	0	0	0	1	0	1	0	0	32 bits of data are input.
ניו	1141 (02)	J	0		·			J		See the "DI Control Data (Serial Data Input) Structure" item for details on the content the input data.
										Control data input (serial input) mode.
2]	IN2 (92)	1	0	0	1	0	1	0	0	• 32 bits of data are input.
	(0=)							·		See the "DI Control Data (Serial Data Input) Structure" item for details on the content the input data.
										Data output (serial data output) mode.
[3]	OUT (A2)	0	1	0	1	0	1	0	0	The number of bits output is equal to the number of clock cycles.
	, ,									See the "DO Output Data (Serial Data Output) Structure" item for details on the conte of the output data.
	CE	- -								
	DI	_) E	30	В	<u>1 </u>	B2		В3	\(\) \(\)
	(1)									\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	DO {									First Data OUT
	2	_								y y y S
	(Λ Λ Λ Λ Λ Λ Λ Λ Λ Λ Λ Λ Λ Λ Λ Λ Λ Λ Λ
				_						First Data OUT
				_			ally F ally L			
					· · · · · · · · · · · · · · · · · · ·					

DI control data (serial data input) structure

(1) IN1 mode



(2) IN2 mode



DI control data description

No.	Control block/data			Related data				
		l				rammable divider and P15 is the ne DVS and SNS.	MSB of this binary	
		DVS	SNS	LSB	3	Set divisor (N)		
		1	1	P0		272 to 65535		
		1	0	P0		272 to 65535		
		0	1	P0		272 to 65535		
		0	0	P4		4 to 4095		
(1)	Programmable divider data P0 to P15	*: When the • Used to s input frequ	elect prog	rammable		valid. r signal input pins (FMIN, AMIN) and to switch the	
	DVS, SNS					land the formula of the second		
		DVS	SNS	Input p	_	Input pin frequency range	-)	
		1	0	FMIN		10 to 160 MHz (High-speed mod	'	
		0	1	AMIN		10 to 160 MHz (Normal mode) 2 to 40 MHz		
		0	0	AMIN		0.5 to 10 MHz		
						, the high-speed locking mode is	selected the high-	
		speed con By setting	trol data b	ecomes value of and SNS	alid. S to 0	this pin enters FMIN mode, the	sub-charge pump	
		Control da	la 15 Vallu,	trie riigii-s	speed ic	Deking control data becomes inva	iiu.	
		This data	controls th	e sub-cha	rge pun	np.		
		PDC1	PDC)	Sub-d	charge pump state	(* : don't care)	
		0	*		npedan			
		1	1			operating (at all times)		
(2)	Sub-charge pump control data	1	0	Charge	e pump	operating (when PLL unlocked)		HSE0
	PDC0, PDC1	charge pu *: FMIN(Hig operate for	mp pin) to h-speed or or the time locking ti	form a hig mode): Se e set due me to be re	gh-spee etting D to the educed	n conjunction with the PDM1 or the docking circuit. VS and SNS to 1 forces the subject-speed locking end flag out after switching to the normal PLI or for details.	ub-charge pump to tput wait time, and	
		Reference	frequenc	v selection	data			
		R3	R2	R1	R0	Reference frequency	(kHz)	
		0	0	0	0	50	(***-2)	
		0	0	0	1	50		
		0	0	1	0	25		
		0	0	1	1	25		
		0	1	0	0	12.5		
		0	1	0	1	6.25		
		0	1	1	0	3.125		
	Reference divider data	0	1	1	1	3.125		
(3)	R0 to R3	1	0	0	0	9		
		1	0	1	0	5		
		1	0	1	1	1		
		1	1	0	0	3		
		1	1	0	1	30		
		1	1	1	0	PLL inhibit + X'tal OSC stop		
		1	1	1	1	PLL inhibit		
			ogramma	ble divider	block is	s stopped, the FMIN and AMIN poutput is set to the floating state.	ins are pulled down	

Continued from preceding page.

No.	Control block/data	Content	Related data							
		Data that determines the output of the DO pin								
		ULD DT1 DT0 DO pin								
		0 0 Low when unlocked								
		0 0 1 Open								
		0 1 0 end-UC *1								
		0 1 1 IN *2								
		1 0 0 Open								
		1 0 1 Open								
		1 1 0 end-UC *1								
		1 1 1 IN *2								
		*Note: Open state will be selected at the power-on reset.								
		Note: *1. end-UC: General-purpose counter operation completion check								
		((
	DO pin control data	(1) Start (2) Completion (3) CE: HI								
	ULD		CTE							
(4)	DT0, DT1	(1) When the count operation starts by setting end-UC with CTE set to 1 from 0,								
	ILO, IL1	automatically goes to open state.	I/O-2							
		(2) When the general-purpose counter operation ends, the DO pin goes low, it is allo check the count end.	owed to							
		(3) DO pin goes to open state according to the serial data input/output state: CE pin:	= high							
			9							
		Note: *2.								
		IL1 IL0 IN								
		0 Open								
		0 1 I-1 (pin state)								
		1 0 I-2 (pin state)								
		1 1 DO goes low when I-1 changes.								
		However, if I/O-1 and I/O-2 are set to output mode, they change from IN to the	e onen							
		state.	о орон							
		*: DO pin state during data input (IN1, IN2 modes, CE = high) keeps open regardless DO pin control data.	s of the							
		In addition, Do pin during data input (OUT mode, CE = high) outputs the value	for the							
		internal DO serial data synchronized with the CL regardless of the DO pin control of								
		Caution: Cannot be used in crystal oscillator stop mode: R0 = 0, R1 = R2 = R3 = 1 (The DO								
		pin will not change state.)								

Continued from preceding page.

			Content							
		Select	s the ge	neral-pur	pose counter	nput pins (HCTR, LCT	R).		
		СТ	S1	CTS0	Input pin	Meas	urement mo	ode		
			1	*	HCTR	F	requency			
)	1	LCTR	F	requency			
)	0	LCTR		Period			
		Gener	al-purpo	se count	er measureme	nt start dat	a			
		CTE =	1: Start	ts the cou	ınter.					
		CTE =	CTE = 0: Resets the counter.							
	General-purpose counter control data	Determode)		ne measi	urement time	(frequency	/ mode) an	d number of periods (period	t l	
	CTS0, CTS1				Frequency m	easuremer	nt			
(5)	CTE	GT ²	GT0				time	Period measurement		
(0)	GT0, GT1			Measu	urement time	CTP = 0	CTP = 1	mode		
	СТР	0	0		4 ms	3 to 4 ms	1 to 2 ms	One period		
	СТС	0	1		8	3 to 4 ms	1 to 2 ms	One period		
		1	0		32	7 to 8 ms	1 to 2 ms	Two periods		
		1	1		64	7 to 8 ms	1 to 2 ms	Two periods		
		• The in	Note: Wait time: 1 to 2ms. However, CTP must be set to 1 4ms before CTE is set to 1. The input sensitivity is reduced when CTC is set to 1. (Sensitivity: 10 to 30 mV rms) Refer to the General-purpose counter stracture on page 22 for details.							
(6)	I/O port control data IO-1, I/O-2	[Data]	= 0: Inp 1: Ou	out port out port	I/O direction of		·		OUT1, OUT2	
		Data t	nat dete	rmines th	e output from	output port	s O-1 to O-	3.		
			= 0: Op		•					
(7)	Output port data OUT1 to OUT3		1: Lo	w					I/O-1, I/O-2	
	0011100013	*: Invali	d when t	he corres	sponding port i	s set up as	an input po	ort.		
		*: At a p	ower-on	reset, op	oen state is se	lected by s	elling the da	ata to 0		
(8)	General-purpose counter control data H/I-3, L/I-4	Data that switch the function between general-purpose counter and input port. H/I-3 = 0: I-3 (input port) 1: HCTR (gereal-purpose counter) L/I-4 = 0: I-4 (input port) 1: LCTR (gereal-purpose counter)							CTS0, CTS1	

Continued from preceding page.

	Control block/data				C	Content		Related data
		locked/u	unlocke	d state. Wi	hen a phase		sed to determine the PLL E detection width from the	
		UL1	UL0	øE detec	ction width	Detection output	X'tal	
		0	0	Sto	pped	Open	10.25 M/10.35 MHz	
		0	1		0	Directly outputs øE	10.25 M/10.35 MHz	
				±0.4	49 µs	øE is extended by 0.1 to 0.2 ms.	10.25 MHz	
		1	0	±0.4	49 µs	øE is extended by 0.11 to 0.22 ms.	10.35 MHz (fr = 30/9/3 k)	
				±0.4	43 µs	øE is extended by 0.1 to 0.2 ms.	10.35 MHz (Other than fr = 30/9/3 k)	
(9)	Unlock state detection data UL0, UL1			±0.9	98 µs	øE is extended by 0.1 to 0.2 ms.	10.25 MHz	ULD DT0, DT1
		1	1	±0.9	97 μs	øE is extended by 0.11 to 0.22 ms.	10.35 MHz (fr = 30/9/3 k)	
				±0.8	87 μs	øE is extended by 0.1 to 0.2 ms.	10.35 MHz (Other than fr = 30/9/3 k)	
			øE —			<u> </u>		
			D O			0.1 to 0.22ms Exte	nded	
			DO —			"		
			Unlock state output					
		*: When unlocked, the DO pin goes low and the serial data output is UL = 0.						
(10)	Charge pump control data DLC	Bit that forcible sets the charge pump output to the low level. DLC = 1: Low level DLC = 0: Normal operation *: If a deadlock occurs due to the VCO control voltage (Vtune) going to zero and stopping the VCO oscillator, set the charge pump output to the low level and set Vtune to V _{CC} to escape from the deadlocked state (deadlock clearing circuit). Normal operation is						
				the power-onest	arator dead l	pand.		
		DZ1	DZ0	Dea	ad band mod	de		
		0	0		DZA			
4.5	Phase comparator control data	0	1		DZB			
(11)	DZ0, DZ1	1	0		DZC			
		1	1		DZD			
		*: The ph modes:			operates in I	DZA mode after the pow	er-on reset. (Recomended	
		Data to control the frequency in the convergence range to judge the high-speed locking control completion. This data is valid when FMIN (high-speed mode) is selected by setting DVS and SNS to 1.						
			TLR0	Conver	gence range	ı [kHz]		
	High-speed locking convergence	TLR1	0	Conver	50	, [IXI 14.]		DVS
(12)	range control data	0	1		100			SNS
	TLR0, TLR1	1	0		150			JINO
		1	1		200			
			nvergen	_	s 200 kHz at	a power-on reset.	(D.10) (
		Refer to	Descri	ption of the	e High-Spee	d Locking Control System	(P.19) for details.	


Continued from preceding page.

	Control block/data	Content	Related data	
		Data to control the wait time in the high-speed locking. This data is valid when the FMIN (high-speed mode) is selected by setting DVS and SNS to 1.		
		CWS1 CWS0 Wait time [µs]		
	High-speed locking charge wait	0 0 2.5	51.40	
(13)	time control data	0 1 5	DVS	
	CWS0, CWS1	1 0 10	SNS	
		1 1 20		
		*:The wait time is 20 µs at a power on reset.		
		Refer to Description of the High-Speed Locking Control System (P.19) for details.		
		Note: to Bookington of the riight opeca Ecolung Control Cycloth (1.10) for actuals.		
		 Data to control the wait time after the high-speed locking control completes till the operation is switched to the normal PLL operation. This data is valid when the FMIN (high-speed mode) is selected by setting DVS and SNS to 1. During the wait time, the unlock signal is forcibly output, the sub-charge pump allows to be operated. Thereby, reduces the locking time after switching to the normal PLL operation. 	DVC	
	High-speed locking completion		DVS SNS	
(14)	flag output wait time control data	HSE1 HSE0 Wait time [µs]	PDC0	
	HSE0, HSE1	0 0 0	PDC0 PDC1	
		0 1 200	1 001	
		1 0 400		
		*:The wait time is 400 µs at a power on reset.		
		Refer to Description of the High-Speed Locking Control System (P.19) for details.		
(15)	IC test data TEST0 TEST1 TEST2	• IC test control data These bits must be set as follows during normal operation. TEST0 = 0 TEST1 = 0 TEST2 = 0		
	TEST2	TEST3 = 0		
	ILOIO	*: After the power-on reset, the test data is all set to zero.†		
		וויטי מוט איטייטיין וויט נפטנ עמנמ וא מוו אבר נט בפוט. ן		
	Reset	This data resets the LC72151V.		
(16)	RST	*: After the power is first applied, the power-on reset circuit initializes the IC. However,		
		the data must be set to 1 to ensure the initialization.		
(17)	DNC	Set data to 0		
		Crystal oscillator selection data		
		XS = 0: 10.25 MHz		
	Crystal oscillator circuit	= 1: 10.35 MHz		
(18)	XS	Crystal oscillator buffer (XBUF)	R0 to R3	
	XB	XB = 0: Buffer output is turned off.		
		XB = 1: Buffer output is turned on.		
		*: XB = 0: Buffer output is turned off at a power-on reset.		

†Note: After power is first applied, the power-on reset circuit initializes the IC. However, the CCB data (RST) must be input to the IC to ensure the initialization.

Structure of the DO Output Data (serial output data)


(3) OUT mode




No.	Control block/data	Content	Related data	
(1)	I/O port data I4 to I1	The bits I1 to I4 are set to the latched states of the I/O pins I/O-1 and I/O-2 and the input pins HCTR/I-3 and LCTR/I-4. These states are latched at the point the IC enters data output mode. The pin states are latched regardless of the pin mode (input or output). I1, I2 ← I/O-1 and I/O-2 pin states I3, I4 ← HCTR/I-3 and LCTR/I-4 pin states I low: 0	I/O-1 I/O-2 H/I-3 L/I-4	
(2)	PLL unlock data UL	Data created by latching the value for the unlock detection circuit UL ← 0: Unlocked 1: Locked or in detection halt mode		
(3)	IF counter binary counter C19 to C0	Data created by latching the value for the IF counter (20-bit binary counter) C19 ← MSB of the binary counter C0 ← LSB of the binary counter		

Serial data input (IN1/IN2) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH},>0.45~\mu s$ $t_{LC}<0.45~\mu s$

(1) CL: Normally high




(2) CL: Normally low




Serial data output (OUT) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH}>0.45~\mu s$ $t_{DC},\,t_{DH}<0.2~\mu s$

(1) CL: Normally high




(2) CL: Normally low




Note: The DO pin is an n-channel open drain output, and thus the data switching time will differ depending on the value of the pull-up resistor used and the printed circuit board capacitance.

Serial data timing



<When CL is stopped at the low level>



<When CL is stopped at the high level>

Allowable Operating Ranges at Ta = -40 to $85^{\circ}C$, $V_{SS} = 0$ V

Parameter	Symbol	Pin	Conditions	Ratings			Unit
Parameter	Symbol	Pin	Conditions	min	typ	max	Unit
Data setup time	t _{SU}	DI, CL		0.45			μs
Data hold time	t _{HD}	DI, CL		0.45			μs
Clock low-level period	t _{CL}	CL		0.45			μs
Clock high-level period	t _{CH}	CL		0.45			μs
CE wait time	t _{EL}	CE, CL		0.45			μs
CE setup time	t _{ES}	CE, CL		0.45			μs
CE hold time	t _{EH}	CE, CL		0.45			μs
Data latch change time	t _{LC}					0.45	μs
Data output time	t _{DC}	DO, CL	Depends on the value of the pair up			0.2	
Data output time	t _{DH}	DO, CE				0.2	μs

Note: See the timing chart for serial data transfers.

Description of the High-Speed Locking Control System

The LC72151V realizes the maximum inter-band edge high-speed locking time $500~\mu s$ by optimizing the filter constants and internal status setting when the FMIN (high-speed mode) by setting DVS and SNS to 1. The following describes the high-speed locking control system.

Procedure

The LC72151V operates as shown below when selecting FMIN (high-speed mode) and setting sub-charge pump operation during unlocked.

	PDF/PDM1/PDM2/PDS/TGI1/TGI2 pin states			es		
	PDF	PDM1	PDM2	PDS	TGI1	TGI2
Change value N	×	0	0	×	×	0
<u> </u>						
New high-speed locking control (When the value N variation is under 16, only operates the normal PLL.)	0	×	×	×	0	×
\						
Operates normal PLL when the local oscillation frequency enters the high-speed locking frequency range. (The sub-charge pump operates for the time set by the high-speed locking completion flag output wait time.)	×	0	0	0	×	0
<u> </u>						
Stops the sub-charge pump and only the main-charge pump operates. (Normal locking state)	×	0	0	×	×	0

^{*: ():} operating; ×: stopped (high-impedance)


Control Data

Setting data (CCB) necessary for the new high-speed locking control is described below. This data is valid when the FMIN (high-speed mode) is selected by setting DVS and SNS to 1.


CCB data	Name (Selectable set value)	Description	Recommended value
TLR0/TLR1	High-speed locking convergence range (±50/100/150/200 kHz)	The new high-speed locking control controls the convergence of the target frequency into the set frequency range. This data can be used to set the frequency range for convergence judgement. *: As the convergence range narrower, the locking time tends to be shorter.	TLR0 = 0 TLR1 = 0 (±50 kHz)
CWS0/CWS1	High-speed locking charge wait time (0/2.5/5/10 μs)	During the new high-speed locking control, charge application from the PDF pin and local oscillation frequency measurement for the FMIN pin are repeatedly implemented. This data can be used to set the Vt voltage stable time after the charge is applied until the local oscillator frequency is measured. *: Voltage stable time Vt changes according to the peripheral circuit.	CWS0 = 1 CWS1 = 0 (5 µs)
HSE0/HSE1	High-speed locking completion flag output wait time (0/100/200/400 μs)	After the new high-speed locking control ends, since the phase remains in convergence state in the internal unlock detection circuit until the locking judgement is implemented, the sub-charge pump will not operate by the sub-charge pump operation setting during unlocked. This data can be used to set the time to force the sub-charge pump to operate for after the new high-speed locking control completes. *: After the new high-speed locking control completes, the locking time tends to be shortened by operating the sub-charge pump for an adequate time.	HSE0 = 0 HSE1 = 1 (400 μs)

^{*:} The recommended values are for reference purpose only, not the guarantee values for the fastest locking time.

Block Diagram



Charge Pump Structure




PI	DC1	PDC0	PDS(Sub-charge pump state)
	0	*	High impedance
	1	1	Charge pump operating (at all times)
	1	0	Charge pump operating (when PLL unlocked)

DLC	PDM1, PDM2, PDS
0	Normal operation
1	Forced low

Note: If the unlock state is detected when the channel changes, the sub-charge pump (PDS) operates. Since the sub-charge pump operates concurrently with the main-charge pump, decrease the time constants for the low-pass filter to accelerate the locking.

However, note that when the FMIN (high-speed mode) is selected and when the channel changes (during high-speed locking control), both the main- and the sub-charge pumps do not operate and enter the high impedance state, and forcibly implement an unlock judgement. When locked at a high-speed locking control completion, the output is not extended but locking is instantaneously judged. By selecting sub-charge operation (during unlocked) with FMIN (high-speed mode) selected, the sub-charge pump is forcibly operated to shorten the locking time for the time set by the high-speed locking completion flag output wait time control data (HSE0, HSE1) after switching from high-speed locking control to normal PLL operation.

General-purpose counter structure



Parameter	LCTR perio	LCTR period measurement mode check signal frequency			
X'tal OSC	10.25 MHz	10.35 MHz			
X lai OSC	10.25 WITZ	fref = 30, 9, 3 kHz	fref = other than 30, 9, 3 kHz		
Check signal	1025 kHz	1030 kHz	1150 kHz		

	CTS1	CTS0	Input pin	Measurement mode	Frequency range	Input sensitivity
S1	1	*	HCTR	Frequency	0.4 to 25.0 MHz	40 mVrms *1
S2	0	1	LCTR	Frequency	10 to 500 kHz	40 mVrms *1
S3	0	0	LCTR	Period	1.0 to 20 × 10 ³ Hz	(Pulse)

*1: CTC = 0: 40 mVrms CTC = 1: 70 mVrms

	f [MHz]		
CTC	0.4 ≤ f < 8	8 ≤ f < 12	12 ≤ f ≤ 25
0 (Normal mode)	40 mVrms	40 mVrms (5 to 15 mVrms)	40 mVrms
1 (Degrade mode)	_	70 mVrms (40 to 60 mVrms)	_

I CTR: Mir	nimum input sensitivity	regulation f [MHz]
CTC	10 ≤ f< 400	400 ≤ f ≤ 500
0 (Normal mode)	40 mVrms	20 mVrms (1 to 10 mVrms)
1 (Degrade mode)	_	70 mVrms (15 to 30 mVrms)

—: No stipulation (Not guaranteed)(): Actual value (Reference value)

GT1	GT0	Frequency measurement mode		Period measurement mode
		Measurement time	Wait time	renou measurement mode
0	0	4 ms	3 to 4 ms	1 period
0	1	8		
1	0	32	7 to 8 ms	2 periods
1	1	64		

CTC: Input sensitivity select data. Input sensitivity is degraded by setting CTC to 1.

However, the actual value for HCTR is in the range 40 to 60 mVrms at 10.7 MHz, for LCTR is in the range 15 to 30 mVrms at 450 kHz.

CTP: Input pull-down can be inhibited by setting CTP to 1.

Set CTP to 1 4 ms before setting CTE to 1. Set CTP to 0 when the counter is not used.

Wait time will be reduced to 1 to 2 ms by setting CTP to 1.

The LC72151V's general-purpose counter is a 20-bit binary counter.

The result of the count operation can be read out MSB first from the DO pin.

The measurement time when the general-purpose counter is used for frequency measurement is set to either 4, 8, 32, or 64 ms by the GT0 and GT1 bits. The frequency of the input to the HCTR pin can be measured by determining how many pulses were input to the general-purpose counter during this measurement time.

When the general-purpose counter is used to measure the frequency, the period of the signal input to LCTR pin can be measured by counting the number of check signals input to the general-purpose counter for the one or two periods of the signal input to the LCTR pin.


Reset the general-purpose counter in advance by setting CTE to 0 before starting the counter.

A general-purpose counter count operation is started by setting the CTE bit in the serial data to 1. The serial data takes effect internally to the LC72151V when the CE pin input level is changed from high to low. The input to the HCTR pin must be provided before the wait time has elapsed after CE was set low.


Next, the result of the general-purpose counter count after the measurement completes must be read out while CTE is still set to 1. This is because the general-purpose counter is reset when CTE is set to 1.

Never fail to reset the general-purpose counter before starting the count operation of the general-purpose counter. In addition, the signal input to LCTR pin is directly transmitted to the general-purpose counter.

Note that the signal input to the HCTR pin is first divided by 2 internally to the IC and then input to the general-purpose counter. Therefore, the result of the general-purpose counter count is a value that corresponds to 1/2 of the frequency actually input to the HCTR pin.



When used as an integrating counter



*CTE: 0 → • Resets the general-purpose counter

1 →
• Starts the general-purpose counter
• Restarts the counter if set to 1 again.

In integrating count mode, the count value of the general-purpose counter is accumulated. Care must be taken to handle counter overflow correctly. The count value will be in the range 0_H to FFFFF_H.

Other items

(1) Notes on the phase detector dead band

DZ1	DZ0	Dead band mode	Charge pump	Dead band
0	0	DZA	ON/ON	0 s
0	1	DZB	ON/ON	-0 s
1	0	DZC	OFF/OFF	+0 s
1	1	DZD	OFF/OFF	++0 s

When the charge pump operates in ON/ON mode, the charge pump generates correction pulses even when the PLL is locked. Here, it is easy for the loop to become unstable, and special care is required in designs that use this mode. The following problems may occur in ON/ON mode.

- Side bands may be generated due to reference frequency leakage.
- Side bands may be generated due low-frequency leakage due to the envelope of the correction pulses.

When a dead band is present (OFF/OFF mode), the loop will be stable, but it will be harder to acquire a good C/N ratio. On the other hand, with the mode that does not have a dead band (ON/ON mode), it will be easier to acquire a high C/N ratio, but harder to acquire loop stability.

Therefore, the DZA and DZB modes, in which there is no dead band, can be effective if either a high signal-to-noise ratio of 90 to 100 dB in FM reception or an increased pilot margin in AM stereo reception is required.

Inversely, if such a high FM signal-to-noise ratio is not required for FM reception, or an adequate pilot margin can be acquired for AM stereo reception, then the DZC and DZD modes, in which a dead band is present, may be more effective.

Dead zone (dead band) definition

The phase comparator compares fp with the reference frequency (fr) as shown in figure 1. This circuit outputs a voltage V(A) that is proportional to the phase difference \emptyset as shown in figure 2. However, due to internal delays and other factors, the actual IC is unable to compare small phase differences, and thus a dead zone (B) appears in the output. To achieve a high signal-to-noise ratio in the end product, the dead zone should be as small as possible.

However, in popularly-priced models, there are cases where a somewhat wider dead zone may be easier to work with. This is because in some situations, such as when a powerful signal is applied to the RF input, in popularly-priced models there may be RF leakage from the mixer to the VCC. When the dead zone is narrow, outputs to correct this leakage are output, that output in turn modulates the VCO, and generates a beat signal with the RF.




Figure 1




Figure 2

(2) Notes on the FMIN, AMIN, HCTR/I-3, and LCTR/I-4 pins

The coupling capacitor must be located as close as possible to these pins. A capacitance of approximately 100 pF is desirable.

In particular, if the HCTR/I-3 and LCTR/I-4 pin capacitor is over about 1000 pF, the time required to reach the bias level may become excessive, and incorrect counting may occur due to the relationship with the wait time.

(3) Notes on the IF counting using HCTR/I-3 and LCTR/I-4 pins

When counting the IF frequency, the application microcontroller must test the state of the IF IC SD (station detect) signal, and only if the SD signal is present, turn on the IF counter buffer output and perform an IF count operation. Methods in which auto-search operations are implemented only using the IF count may incorrectly stop at frequencies where no station is present due to leakage from the IF counter buffer.

(4) Using the DO pin

At times other than data output mode, the DO pin can also be used to check for general-purpose counter count operation completion, to output the unlock state detection signal, and to check for changes in the input pins.

Note that the states of the input pins (I/O-1 and I/O-2) can be directly input to the system microcontroller through the DO pin.

(5) Power supply pins

Capacitors must be inserted between the V_{DD} and V_{SS} power supply pins and between AV_{DD} and AV_{SS} to reduce noise. These capacitors must be located as close to the V_{DD} and V_{SS} , AV_{DD} and AV_{SS} pins as possible.

Additionally, power must be applied to AV_{DD} before applying to V_{DD} , and AV_{DD} must be higher than or equal to V_{DD} .


(6) Note on power application

After power is first applied, the power-on reset circuit initializes the IC. However, the CCB data RST must be set to 1 to ensure the initialization.

(7) Notes on VCO design


The VCO must be designed so that the VCO oscillation does not stop if the control voltage (Vtune) becomes 0 V. If it is possible for this oscillator to stop, use the charge pump control data (DLC) to forcible set Vtune to VCC temporarily to prevent the PLL circuit from deadlocking. (This function is called a deadlock clear circuit.)

Pin states during a power-on reset



O: Open L: Low F: Floating

Sample Application Circuit



^{*:} The constants shown are for reference purpose only, but do not guarantee the operation.

Notes: 1. Power must be applied to AV_{DD} before applying to V_{DD} , and AV_{DD} must be higher than or equal to V_{DD} .

AREF is an op-amp reference input voltage pin and must be applied a voltage 1/2 V_{DD}. The applied voltage requires to be applied from another power supply from V_{DD} to prevent affections due to logic system noise or other factors.

LC72151V State Setting Examples

1. In the case of FMRF 87.5 MHz reception (X'tal = 10.35 MHz/IF = +10.8 MHz)

FM VCO = 98.3 MHz

X'tal = 10.35 MHz, fref = 50 kHz : XS = 1, R0 = R1 = R2 = R3 = 0

FMIN (high-speed mode) selected : DVS = 1, SNS = 1Dead-zone mode = DZD : DZ0 = DZ1 = 1


Programmable divider divisor

 $98.3 \text{ MHz} \div 50 \text{ kHz} = 1966 \rightarrow 07 \text{AE (Hex)}$


High-speed locking control conditions

High-speed locking convergence range = ± 50 kHz : TLR0 = TLR1 = 0 High-speed locking charge wait time = 5 μs : CWS0 = 1, CWS1 = 0 High-speed locking completion flag output wait time = 400 μs : HSE0 = 0, HSE1 = 1 Unlock detection width = ± 0.43 μs : UL0 = 0, UL1 = 1

[IN1]







2. In the case of AMRF 530 kHz reception (X'tal = 10.35 MHz/IF = 10.8 MHz)

AM VCO = 11.330 MHz

X'tal = 10.35 MHz, fref = 10 kHz : XS = 1, R0 = R1 = R2 = 0, R3 = 1


X'tal Buffer ON : XB = 1

AMIN selected : DVS = 0, SNS = 1Dead-zone mode = DZD : DZ0 = DZ1 = 1


Programmable divider divisor

 $11.330 \text{ MHz} \div 10 \text{ kHz} = 1133 \rightarrow 046D \text{ (Hex)}$


[IN1]



[IN2]



Locking time (Reference data)



- *: Data here are measured using a SANYO evaluation board with the peripheral circuits and state setting shown in the Sample Application Circuit and the LC72151V State Setting Examples.
 - Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
 - SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
 - In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
 - No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
 - Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
 - Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 2001. Specifications and information herein are subject to change without notice.