

PLL Frequency Synthesizers

Overview


The LC72140 and LC72140M are high-performance, phase-locked loop (PLL) frequency synthesizers that operate over the VHF, MW and LW wave bands. They feature excellent frequency tracking, making them ideal as a reference frequency source for use in AM/FM radio receivers. The LC72140 and LC72140M operate from a 5V supply. The LC72140 is available in 24-pin DIPs, and the LC72140M, in 24-pin MFPs.

Features

- High-speed programmable dividers for
 - · 10 to 160MHz on FMIN using pulse swallower.
 - · 0.5 to 40.0MHz on AMIN using pulse swallower and direct division.
- General-purpose counters (used together with the SD in IF count mode).
 - · HCTR for 0.4 to 25.0MHz frequency measurement.
 - · LCTR for 10 to 500kHz frequency measurement and 1Hz to 20kHz period measurement.
- 4.5 or 7.2MHz crystal.
- Twelve selectable reference frequencies (1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 25, 30, 50 and 100kHz).
- Phase comparator.
 - · Insensitive band control.
 - · Unlock detection.
 - · Sub-charge pump for high-speed locking.
 - · Deadlock clear circuit.
- C²B input/output data interface.
- · Power-ON reset circuit.
- Built-in MOS transistor for a low-pass filter.
- Inputs/outputs (using five general-purpose input/output ports).
 - · Maximum of seven inputs.
 - · Maximum of seven outputs (three n-channel open-drain and four CMOS outputs).
- 5V supply.
- 24-pin DIP (LC72140) and 24-pin MFP (LC72140M).


Package Dimensions

3067A-DIP24S




unit:mm

3112A-MFP24S




- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Pin Assignment



Block Diagram



Pin Functions

Number	Name	Equivalent circuit	Function
1	XOUT		4.5 to 7.2MHz crystal oscillator output
24	XIN		4.5 or 7.2MHz crystal oscillator input
2	CE	■	Chip-enable input
3	DI	-	Data input from microcontroller
4	CL	■	Clock input
5	DO	-	Data output to microcontroller
6	07	 	OUT7 flag output
7	O6		OUT6 flag output
8	I/O5		General-purpose input/output ports 4 and 5
9	1/04		
10	1/03	+ + + 	
11	I/O2	<i>"</i> "	General-purpose input/output ports 1 to 3
12	I/O	IF	
13	LCTR/I7		Period or frequency measurement general-purpose counter input and input port 7.

Continued on next page.

Continued from preceding page.

Number	Name	Equivalent circuit	Function
14	HCTR/I6		Frequency measurement general-purpose counter input and input port 6.
15	V _{DD}		Supply voltage
16	AMIN		AM band local oscillator signal input
17	FMIN		FM band local oscillator signal input
19	PD1		Phase-detector charge pump outputs
20	PD0		Thase-detector charge pump outputs
21	AIN	777	Analog low-pass filter transistor input
22	AOUT		Analog low-pass filter transistor ouput
18, 23	V _{SS}		Ground

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}\!\!=\!\!0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +7.0	V
Maximum CE, CL and DI input voltage	V _{IN1} max		-0.3 to +7.0	V
Maximum I/O1 to I/O3 input voltage	V _{IN2} max		-0.3 to +15.0	V
Maximum input voltage for all other pins	V _{IN3} max		−0.3 to V _{DD} +0.3	V
Maximum DO output voltage	V _{OUT1} max		-0.3 to +7.0	V
Maximum I/O1 to I/O3 and AOUT output voltage	V _{OUT2} max		-0.3 to +15.0	V
Maximum output voltage for all other pins	V _{OUT3} max		–0.3 to V _{DD} +0.3	V
Maximum I/O4, I/O5, O6 and O7 output current	I _{OUT1} max		0 to 3.0	mA
Maximum I/O1 to I/O3, DO and AOUT output current	I _{OUT2} max		0 to 6.0	mA
Allowable power dissipation	Pd max	DIP24S, Ta≤85°C	350	mW
Allowable power dissipation	Fulliax	MFP24S, Ta≤85°C	160	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Allowable Operating Ranges at $Ta = -40 \ to \ +85^{\circ}C, \ V_{SS}\!\!=\!\!0V$

Parameter	Symbol	Conditions		Ratings		Unit
i diametei	Symbol	Conditions	min	typ	max	Offic
Supply voltage	V _{DD1}	V _{DD}	4.5		5.5	V
Supply vollage	V _{DD2}	V _{DD} : serial data sustain voltage	2.0			V
CE, CL, DI and I/O1 to I/O3 high-level input voltage	V _{IH1}		2.2		6.5	V
I/O4, I/O5, HCTR/I6 and LCTR/I7 high-level input voltage	V _{IH2}		2.2		V_{DD}	V
CL, CE, DI, I/O1 to I/O5, HCTR/I6 and LCTR/I7 low-level input voltage	V _{IL1}		0		0.8	V
LCTR/I7 high-level input voltage	V _{IH3}	Pulse wave, period measurement	2.2		V_{DD}	V
LCTR/I7 low-level input voltage	V _{IL2}	Pulse wave, period measurement	0		0.8	V
DO output voltage	V _{OUT1}		0		6.5	V
I/O1 to I/O3 and AOUT output voltage	V _{OUT2}		0		13	V
XIN input frequency	fIN1	Sine wave, capacitive coupling	1.0		8.0	MHz
FMIN input frequency	f _{IN2}	Sine wave, capacitive coupling	10		160	MHz
AMIN input frequency	f _{IN3}	Sine wave, capacitive coupling	0.5		40.0	MHz
HCTR/I6 input frequency	f _{IN4}	Sine wave, capacitive coupling	0.4		25	MHz
LOTD#7	,	Sine wave, capacitive coupling	10		500	kHz
LCTR/I7 input frequency	fIN5	Period measurement, pulse wave, DC coupling	0.001		20.0	kHz
Crystal oscillator frequency	fXTAL	Crystal impedance ≤120Ω	4.0		8.0	MHz
XIN rms input amplitude	V _{IN1}		0.2		1.5	V
TAMAL area in such associated		50≤f<130MHz. See Programmable Divider section.	0.07		1.5	V
FMIN rms input amplitude	V _{IN2}	10≤f<50 and 130≤f≤160MHz. See Programmable Divider section.	0.10		1.5	V
		2≤f<25MHz. See Programmable Divider section.	0.04		1.5	V
AMIN rms input amplitude	V _{IN3}	25≤f≤40MHz. See Programmable Divider section.	0.07		1.5	V
7 Will A This input amplitude	VIN3	0.5≤f<2.5MHz. See Programmable Divider section.	0.04		1.5	V
		2.5≤f≤10MHz. See Programmable Divider section.	0.07		1.5	V
HCTR/I6 rms input amplitude	V _{IN4}		0.04		1.5	V
HCTR/I7 rms input amplitude	V _{IN5}		0.04		1.5	V
DI to CL data setup time	tsu		0.45			μs
DI to CL data hold time	tHD		0.45			μs
CL low-level clock pulsewidth	^t CL		0.45			μs
CL high-level clock pulsewidth	^t CH		0.45			μs
CL to CE chip enable wait time	tEL		0.45			μs
CE to CL chip enable setup time	t _{ES}		0.45			μs
CL to CE chip enable hold time	t _{EH}		0.45			μs
Chip enable to data latch time	tLC				0.45	μs
CL to DO data output time	tDC	Depends on pull up register			0.0	
CE to DO data output time	^t DH	Depends on pull-up resistor			0.2	μs

Electrical Characteristics at Ta = -40 to +85°C, $V_{SS}=0V$

Parameter	Symbol	Conditions			Unit		
Parameter	Symbol	Conditions	min	typ	max		
XIN internal resistance	R _{f1}			1.0		МΩ	
FMIN internal resistance	R _{f2}			500		kΩ	
AMIN internal resistance	R _{f3}			500		kΩ	
HCTR/I6 internal resistance	R _{f4}			500		kΩ	
LCTR/I7 internal resistance	R _{f5}			500		kΩ	
AIN sub-charge pump internal resistance	R1S			500		Ω	
CE, CL, DI and LCTR/I7 hysteresis width	٧H			0.1V _{DD}		V	
PD0, PD1, I/O4, I/O5, O6 and O7 high-level output voltage	V _{OH1}	I _O =1mA	V _{DD} -1.0			V	
AIN high-level output voltage	V _{OH2}	I _O =1mA	V _{DD} -1.5	V _{DD} -0.7		V	
PD0, PD1, I/O4, I/O5, O6 and O7 low-level output voltage	V _{OL1}	I _O =1mA			1.0	V	
I/O1 to I/O3 and DO low-level output voltage	V _{OL2}	I _O =5mA			1.0	V	
AOUT low-level output voltage	V _{OL3}	I _O =1mA, V _{AIN} =1.3V			0.5	V	
AIN low-level output voltage	V _{OL4}	I _O =1mA		0.7	1.5	V	

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Conditions		Unit		
Falanielei	Symbol	Conditions	min	typ	max	Offic
CE, CL and DI high-level input current	I _{IH1}	V _{IN} =6.5V			5.0	μΑ
I/O1 to I/O3 high-level input current	I _{IH2}	V _{IN} =13V			5.0	μA
I/O4, I/O5, HCTR/I6 and LCTR/I7 high-level input current	I _{IH3}	V _{IN} =V _{DD}			5.0	μA
XIN high-level input current	I _{IH4}	V _{IN} =V _{DD}	3.5		11	μA
FMIN, AMIN, HCTR/I6 and LCTR/I7 high-level input current	I _{IH5}	V _{IN} =V _{DD}	6.0		18	μA
CE, CL and DI low-level input current	I _{IL1}	V _{IN} =0V			5.0	μA
I/O1 to I/O5 low-level input current	l _{IL2}	V _{IN} =0V			5.0	μA
HCTR/I6 and LCTR/I7 low-level input current	I _{IL3}	V _{IN} =0V			5.0	μA
XIN low-level input current	I _{IL4}	V _{IN} =0V	3.5		11	μA
FMIN, AMIN, HCTR/I6 and LCTR/I7 low-level input current	I _{IL5}	V _{IN} =0V	6.0		18	μΑ
I/O1 to I/O3 and AOUT output leakage current	l _{OFF1}	V _O =13V			5.0	μΑ
DO output leakage current	l _{OFF2}	V _O =6.5V			5.0	μA
PD0, PD1 and AIN tristate low-level leakage current	IOFFL	V _O =0V		0.01	200	nA
PD0, PD1 and AIN tristate high-level leakage current	loffh	V _O =V _{DD}		0.01	200	nA
		f_{IN2} =160MHz, V_{IN2} =100mV, f_{XTAL} =7.2MHz, f_{IN4} =25MHz, V_{IN4} =40mV		10	15	mA
Supply current	I _{DD}	PLL inhibited, crystal oscillator running, fXTAL=7.2MHz		0.5		mA
		PLL inhibited, crystal oscillator stopped			10	μA
FMIN input capacitance	C _{IN}			6		pF

Functional Description

Serial Data Input

The LC72140 and LC72140M operating parameters are initialized by two 40-bit data words on the serial data input, DI, as shown in Figures 1 and 2 and Table 1.




Figure 1. Input data word IN1




Figure 2. Input data word IN2

Table 1. Input data functions

Name		Function Programmable divider ratio									
	P15	is the	msb. Tl	ne divid	er ratio	o, frequen Tables 2	cy range and lsb are determined by the and 3. P0 to P3 are ignored if P4 is the	setting of the elsb.			
	Tab	ole 2. [Divider	ratio s	setting	S					
		DV	'S	SNS	S	Isb	Divider ratio				
		1		×		P0	272 to 65535				
		0		1		P0	272 to 65535				
		0	1	0		P4	4 to 4095				
P0 to P15, SNS, DVS	Note ×=d	e Ion't ca	re								
	Tab	ole 3. F	reque	ncy ra	nge se	ettings					
		DV	'S	SNS	S	Input po	t Input frequency range				
		1		×		FMIN	10 to 160MHz				
		0		1		AMIN	2 to 40MHz				
		0		0		AMIN	0.5 to 10MHz				
	Note ×=d	e lon't ca	re								
	Bits is co	PDC0 onnecte	ed to the	C1 cone gate o	of the lo	owpass fil	oump state as shown in Table 4. The suter transistor. This can be used in conjust locking PLL.	b-change pump nction with PD0			
	Tab	Table 4. Charge pump state selection									
PDC0, PDC1		PDC0 PDC1		21	Charge pump state	UL0, UL1, D					
,			0		×	I	High-impedance				
			1		1	(Operating (operates continuously)				
			1		0	(Operating (when PLL is unlocked)				
	Note ×=d	e lon't ca	re								
			frequer R3 disa			select th	e reference frequency as shown in Tab	e 5.			
	Tab	ole 5. F	Refere	nce fre	quenc	cy select	ion				
		R3	R2	R ₁	R ₀		Reference frequency (kHz)				
		0	0	0	0		100				
		0	0	0	1		50				
		0	0	1	0		25				
		0	0	1	1		25				
		0	1	0	0		12.5				
		0	1	0	1		6.25				
R0 to R3		0	1	1	0		3.125				
		0	1	1	1		3.125				
		1	0	0	0		10				
		1	0	0	1		9				
					0	1	5				
		1	0	1							
			0	1	1		1				
		1		1	1 0						
		1	0	1	1		1 3 30				
		1 1 1	0	1	1 0	PLL ir	1 3 30 hibited and crystal oscillator stopped				
		1 1 1	0 1 1	1 0 0	1 0 1	PLL ir	1 3 30				

Continued on next page.

Continued from preceding page.

Name		an -1 1/0	F and	4 ac-1 -1	dat-		Function					Related bits
	Bits	ULD, D		t control 1, IL0 ar		rol the	mode of c	outputs D	O and I/O	5 as shown i	n Tables 6	
	and	7.										
	Tal				utput flag		tion					
		ULD	DT1	DT0		00			I/O5			
		0	0	_	Jnlock flag							
		0	0		Open End-UC flag	~ 600	noto 1	OUT5 fla	g. See Not	te 2.		
		0	1	_	N. See tab		note 1.					
		1	0	-	Open	7.						
		1	0		Open							
		1	1	0 1	End-UC flag	9		Unlock fla	ag. See No	ote 2.		
		1	1	1 I	N. See tab	le 7.						
ULD, DT0, DT1,	Not		flags tha	at gener	al-purpose	counte	er operatio	on has fin	ished.			OUT5, I/O1,
IL0, IL1	2. A	pplicab	le only i	f I/O5 is	set to be a	n outp	ut port.			_		1/02, 1/05
	DO			$\sqrt{}$								
				 Start				Fir	nish (I1 chang	es) CE is HIG	н	
					F	igure 3	B. DO outp		, ,	,		
	Tak	ala 7 II	VI etato	selecti		J						
	lai	I	IL1	Selecti	IL0			IN stat	to			
			0		0 Open			IIV Sta	ie –			
			0		1 I1 input							
			1		0	_	nput					
			1		1	DO	goes LO\	W when I	I1 changes	i.		
	Not	es					-					
					e an output hen the cry				d.			
		inter co		S1 coloc	t the count	or innu	t ac chaw	n in Tabl	0.9			
	la			T	and meas	1	surement	_	quency	Input rms	1	
		Switch		CTS		1	mode	ra	ange	sensitivity		
		S1	1	×	HCTR	Frequ	-	_	25.0MHz	40mV		
		S2	0	1	LCTR	<u> </u>	uency		500kHz	40mV		
		S3 0 0 LCTR Period 1Hz to 20kHz (Pulse)										
	Not ×=0	e don't car	e									
CTS0, CTS1, CTE,				counter	when 1, an	d racat	te the cou	nter whe	an O			H/I6, L/I7
GT0, GT1	Bits	GT0 ar	nd GT1	select th	ne measure	ment t	ime in fred	quency n	neasureme	ent mode or t	he number	11/10, 12/17
					d measure			nown in i	raber 9.			
	Tal	ole 9. N	/leasure	ement	duration selection				I		1	
		GT1	GT0	Moosu	Frequency rement dur		surement		Period me	easurement		
				IVICASU	(ms)	ation	Wait tim	ne (ms)	Су	rcles		
		0	0		4		3 to	o 4		1		
		0	1		8							
		1	0		32 64		7 to	8 0		2		
	Inpi	ut/outpu		ntrol							l	OUT1 to OUT5
	Bits									he correspo		OUT1 to OUT5, ULD
I/O1 to I/O5	0. a	0		0		•						
I/O1 to I/O5	Out	put port		7 00+ 46-	output vel	100 05						1/04 / 1/05 111 5
I/O1 to I/O5 OUT1 to OUT7	Out Bits HIG	OUT1 H wher	to OUT7 the cor	respond		, and L	.OW, when	n the bit		s ignored if		I/O1 to I/O5, ULD
	Out Bits HIG corr	OUT1 H wher espond	to OUT7 the cor ing port	respond is an in		, and L	.OW, when	n the bit				I/O1 to I/O5, ULD
	Out Bits HIC corr Cou	OUT1 H wher espond Inter inp H/I6 ar	to OUT? the coring port out contr od L/I7 s	respond is an in ol elect the	ling bit is 1 put port or e operation	, and L the unl of the	OW, when	n the bit it. and LCT	is 0. A bit i	s ignored if t	the s 0, HCTR/I6	CTS0, CTS1

Continued from preceding page.

Name		Related bits									
	Bits UL0	PLL unlock detect control Bits UL0 UL1 select the phase error threshold and extension (φΕ) used to detect the PLL unlocked state as shown in Table 10 and Figure 4. When the phase error is greater than the selected error, the PLL unlock detector output goes LOW.									
	Table 1	Table 10. Unlock detection and extension selection									
		0	0	Stopped	Open						
		0	1	0	φ _E output						
UL0, UL1		1	0	±0.56µs	$\phi_{\mbox{\footnotesize E}}$ with 1 to 2ms extension		ULD, DT0, DT1				
,		1	1	±1.11µs	φ _E with 1 to 2ms extension		, ,				
	øE	1	1								
	DO			1 to 2	ms Extension						
		Unlock output									
				Figure 4. Phas	e-error extension						
XS	Bit XS s 4.5MHz	. .			S is 1, the frequency is 7.2MHz,	and when XS is 0,					
	Phase of	comparator	control		insensitive band, or dead zone.						
	Table 1	11. Insens	tive band	mode selectior	1						
		DZ1	D	Z0 Inse	nsitive band (dead zone) mode						
DZ0, DZ1		0	()	DZA						
		0		1	DZB						
		1	()	DZC						
		1		1	DZD						
	DZA is s	selected after	er power-ON	V reset.		_					
DLC	Charge Bit DLC to LOW This fea VCO co restartin	pump controls the controls the control when ature can be control voltage on the VCO.	ol e charge pui DLC is 0, th useful to re e V _{tune} bec	mp operation. W e charge pump of move the PLL fr	hen DLC is 1, the charge pump operates normally. om a deadlock state. The PLL ci the VCO. Setting DLC to 1 sets r-ON reset.	an deadlock if its					
TEST0 to TEST2				for in-factory de	vice testing. Set them all to 0. Tl	ney are set to zero					

Serial Data Input Timing

The timing for the serial data input words is shown in Figure 5. The first eight bits are the mode select bits.





Figure 5. Input timing

Notes

- 1. $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{CL},\,t_{CH}$ and $t_{EH}{>}0.45\mu s$
- $2.\ t_{LC} < 0.45 \mu s$

Serial Data Output

The 40-bit data word output on DO has the format and functions as shown in Figure 6 and Table 12, respectively.






Figure 6. Output data word OUT

Table 12. Input data functions

Name	Function	Related bits
I1 to I7	Input port data Bits I1 to I7 reflect the data latched into each input port when the device changes to data output mode. I6 and I7 are zero when the corresponding port is a counter input. I1 to I5 correspond to the I/O1 to I/O5 ports, and I6 and I7, to the HCTR/I6 and LCTR/I7 inputs, respectively.	I/O1 to I/O5, H/I6,L/I7
C0 to C19	Counter contents Bits C0 to C19 are the latched contents of the 20-bit binary counter. C0 is the lsb.	CTS0, CTS1, CTE

Serial Data Output Timing

The timing for the serial data output is shown in figure 7. The first eight bits are the mode select bits.




Figure 7. Output timing

Notes

- 1. $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{CL}$ and $t_{CH}{>}0.45\mu s$
- 2. t_{DC} and $t_{DH}\!\!<\!\!0.2\mu s$
- 3. Since DO is an open-drain output, the data transition time depends on the value of the pull-up resistor.
- 4. DO is normally open.

Serial Data Input/Output Mode Selection

The LC72140 and LC72140M use the C^2B (computer control bus) serial data format. The first 8 bits form the address, shown in Figure 8, used to select the mode of operation as shown in Table 13.

Input/output mode					Description					
input/output mode	В0	B1	B2	В3	A0	A1	A2	A3	Description	
IN1	0	0	0	1	0	0	1	0	32-bit control data input	
IN2	1	0	0	1	0	0	1	0	32-bit control data input	
OUT	0	1	0	1	0	0	1	0	Output data. Data is output if the clock is active.	




Figure 8. Mode selection address bits

Programmable Divider

The configuration of the programmable divider is shown in Figure 9. The input mode selection is shown in Table 14, and the input sensitivity, in Table 15.




Figure 9. Programmable divider

Table 14. Programmable divider selection

DVS	SNS	1/16 and 1/17 pulse swallower	12-bit programmable divider	Input port
1	×	✓	✓	FMIN
0	1	✓	✓	AMIN
0	0	-	✓	AMIN

Note

×=don't care

Table 15. Input sensitivity

DVS	SNS	Input	Frequency (MHz)	Input rms sensitivity (mV)
1	×	FMIN	10 ≤ f < 50	100
			50 ≤ f < 130	70
			130 ≤ f < 160	100
0	1	AMIN	2 ≤ f < 25	40
			25 ≤ f < 40	70
0	0	AMIN	0.5 ≤ f < 2.5	40
			2.5 ≤ f < 10	70

Note

×=don't care

General-purpose Counter


The 20-bit general-purpose counter is used for both frequency and period measurement as shown in Figure 10. The measurement mode is selected by bits CTS0 and CTS1. The counter contents, C, in frequency measurement mode are given by

 $C=FIF \times GT$

and in period measurement mode by

$$C = \left(\frac{1}{T}\right) \div 900 \text{kHz}$$

The counter contents are output on DO, msb first.



The LCTR signal is passed directly to the counter input. The HCTR signal is passed through a divide-by-two prescaler. The actual HCTR frequency is, therefore, two times the measured frequency. The timing for the general-purpose counter is shown in Figure 11.




Figure 11. General-purpose counter timing

Note

twu=wait time

The counter starts when the CTE flag is set. The serial input data is latched in on the falling edge of CE. Note that the HCTR or LCTR input signal should be input within the wait time of this transition.

The period or frequency count should be read while CTE is set to 1, because the counter is reset when CTE is set to 0. Note that CTE should be set to 0 before each measurement.

In IF count mode, the IF IC's SD (station detector) signal presence is determined by the microcontroller and if an SD signal is present, the IF count buffer output turns ON and IF count becomes active. During auto-search in IF count only, there is a possibility of the count stopping even when there is no station present due to the IF count buffer output leakage.

Integrating count

When integrating the count, the count value is added to the general-purpose counter as shown in Figure 12. However, the counter can overflow. The maximum count is 2^{20} –1, or FFFFF in hexadecimal. DO can also be used to monitor for frequency or period measurement completion as shown in Figure 12.




Figure 12. Integrating count timing

Charge Pump

The charge pump configuration is shown in Figure 13.




Figure 13. Charge pump

When unlock is detected following a channel change, PDS (the sub-charge pump) operates. The value of R1 changes to R1M||R1S (R1S \cong 500 Ω), as shown in Figure 14, decreasing the low-pass filter time-constant and accelerating PLL locking.




Figure 14. Charge pump connections

The local oscillator signal is divided by N. When the frequency of the divided signal is higher than the reference frequency, PD0 and PD1 are HIGH, and when lower, they are LOW. Both outputs are floating when the two signals are equal in frequency.

Pin States After Power-ON Reset

The state of the input/output ports after power-ON reset is shown in Table 16.

Table 16. Power-ON reset states

Pin	Reset state	Pin type
I/O1	I1	Open-drain
I/O2	12	Open-drain
I/O3	13	Open-drain
I/O4	14	CMOS
I/O5	15	CMOS
O6	O6	CMOS
07	07	CMOS
HCTR/I6	16	
LCTR/I7	17	

Notes

1. Phase comparator control

Modes DZA and DZB do not have insensitive bands (dead zones) and, therefore, the charge pump operates continuously. Consequently, measures should be taken to ensure reference frequency sidebands do not occur.

Modes DZC and DZD do have insensitive bands. Consequently, measures should be taken to ensure phase noise is not generated.

2. FMIN, AMIN, HCTR and LCTR


These inputs should each be capacitively coupled using a 50 to 100pF capacitor. Also, these capacitors should be mounted as close as possible to their respective inputs.

3. IF counting using HCTR or LCTR

The LC72140 and LC72140M can perform IF count tuning when connected to an SD (station detector) signal from an IF IC. IF counting should start when the SD signal becomes active.

4. Using the general-purpose counter

In IF count mode, the IF IC's SD (station detector) signal presence is determined by the microcontroller and if an SD signal is present, the IF count buffer output turns ON and IF count becomes active. During auto-search in IF count only, there is a possibility of the count stopping even when there is no station present due to the IF count buffer output leakage.



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 2001. Specifications and information herein are subject to change without notice.