

# Dual PLL Frequency Synthesizer for FM Tuner Systems



#### Overview

The LC72134M is a dual PLL frequency synthesizer product that integrates on a single chip both an AM/FM audio broadcast reception PLL circuit (main PLL) and a dedicated FM multiplex reception PLL circuit (sub PLL). Since the main PLL circuit is equivalent to the LC72135M, software developed for that product can be used with this chip. The sub-PLL circuit can be controlled independently.

#### **Functions**

- · High-speed programmable divider
  - FMINa (main): 10 to 160 MHz ... Pulse swallower technique (With built-in divide-by-2 prescaler)
  - FMINb (sub): 10 to 160 MHz ... Pulse swallower technique (With built-in divide-by-2 prescaler)
  - AMIN (main): 0.5 to 40 MHz ... Pulse swallower and direct division techniques
- IF counter
  - Two input pins provided: IFIN1 and IFIN2
  - IFIN1: 0.4 to 25 MHz ... For AM and FM IF counting
  - IFIN2: 0.4 to 25 MHz ... For AM and FM IF counting
- Reference frequency
  - One of 12 reference frequencies can be selected (using a 4.5 or 7.2 MHz crystal element)
    1, 3, 5, 9, 10, 3.125, 6.25, 12.5\*, 15\*, 25\*, 50\*, or 100 kHz
    - \*: Sub PLL reference frequencies
- Phase comparator
  - Supports dead zone control.
  - Built-in unlocked state detection circuit
  - Built-in deadlock clear circuit
- An MOS transistor for an active low-pass filter is built in.


#### • I/O ports

- Output-only ports: 4 pins
- I/O ports: 1 pin
- Input-only ports: 1 pin (function shared with the IFIN2 pin)
- Supports the output of an 8-Hz clock time base signal.
- CCB interface used for data I/O.
  - The main PLL is compatible with the LC72135M.
  - The sub PLL can be controlled at an independent address.
- Operating ranges
  - Supply voltage: 4.5 to 5.5 V
  - Operating temperature: –40 to 85°C
- Package: MFP24S

### **Package Dimensions**

unit: mm


#### 3112-MFP24S




This product supports the Sanyo-original CCB bus format.

- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

### **Pin Assignments**



#### **Block Diagram**



# Specifications Absolute Maximum Ratings at Ta = 25 $^{\circ} C,\, V_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +7.0	V
	V <sub>IN</sub> 1 max	CE, DI, CL, AINa, AINb	-0.3 to +7.0	V
Maximum input voltage	V <sub>IN</sub> 2 max	XIN, FMINa, FMINb, AMIN, IFIN1, IFIN2/I1	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IN</sub> 3 max	ĪŌ2	-0.3 to +15	V
	V <sub>O</sub> 1 max	DO	-0.3 to +7.0	V
Maximum output voltage	V <sub>O</sub> 2 max	XOUT, PDa, PDb	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>O</sub> 3 max	BO1 to BO4, IO2, AOUTa, AOUTb	-0.3 to +15	V
	I <sub>O</sub> 1 max	BO1	0 to +3.0	mA
Maximum output current	I <sub>O</sub> 2 max	DO, AOUTa, AOUTb	0 to +6.0	mA
	I <sub>O</sub> 3 max	BO2 to BO4, IO2	0 to +10.0	mA
Allowable power dissipation	Pd max	Ta ≤ 85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

### Allowable Operating Ranges at Ta = -40 to $85^{\circ}C$ , $V_{SS} = 0$ V

Parameter	Symbol	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Onit
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub>	4.5		5.5	V
	V <sub>IH</sub> 1	CE, DI, CL	0.7 V <sub>DD</sub>		6.5	V
Input high-level voltage	V <sub>IH</sub> 2	IFIN2/I1	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> 3	ĪO2	0.7 V <sub>DD</sub>		13	V
Input low-level voltage	V <sub>IL</sub>	CE, DI, CL, IO2, IFIN2/I1	0		0.3 V <sub>DD</sub>	V
Output valtage	V <sub>O</sub> 1	DO	0		6.5	V
Output voltage	V <sub>O</sub> 2	BO1 to BO4, IO2, AOUTa, AOUTb	0		13	V
	f <sub>IN</sub> 1	XIN: V <sub>IN</sub> 1	1		8	MHz
	f <sub>IN</sub> 2	FMINa, FMINb: V <sub>IN</sub> 2	10		160	MHz
Input frequency	f <sub>IN</sub> 3	AMIN: V <sub>IN</sub> 3, SNS = 1	2		40	MHz
	f <sub>IN</sub> 4	AMIN: V <sub>IN</sub> 4, SNS = 0	0.5		10	MHz
	f <sub>IN</sub> 5	IFIN1, IFIN2/I1: V <sub>IN</sub> 5	0.4		25	MHz
	V <sub>IN</sub> 1	XIN: f <sub>IN</sub> 1	400		1500	mVrms
	V <sub>IN</sub> 2-1	FMINa, FMINb: f = 10 to 130 MHz	40		1500	mVrms
	V <sub>IN</sub> 2-2	FMINa, FMINb: f = 130 to 160 MHz	70		1500	mVrms
Input amplitude	V <sub>IN</sub> 3	AMIN: f <sub>IN</sub> 3, SNS = 1	40		1500	mVrms
	V <sub>IN</sub> 4	AMIN: f <sub>IN</sub> 4, SNS = 0	40		1500	mVrms
	V <sub>IN</sub> 5	IFIN1, IFIN2/I1: f = 0.4 to 25 MHz, IFS = 1	70		1500	mVrms
	V <sub>IN</sub> 6	IFIN1, IFIN2/I1: f = 0.4 to 12 MHz, IFS = 0	100		1500	mVrms
Guaranteed crystal oscillator frequency	Xtal	XIN, XOUT: *1	4.0		8.0	MHz

Note: Recommended value for CI for the crystal oscillator element: CI  $\leq$  120  $\Omega$  (4.5 MHz) or CI  $\leq$  70  $\Omega$  (7.2 MHz)

However, since the oscillator circuit characteristics depend on the printed circuit board, circuit constants, and other factors, consult with the manufacturer of the crystal element.

#### **Electrical Characteristics** in the Allowable Operating Ranges

Parameter	Symbol	Conditions			Unit	
Farametei	Syllibol	Conditions	min	typ	max	Onit
	Rf1	XIN		1.0		MΩ
Internal feedback resistance	Rf2	FMINa, FMINb		500		kΩ
internal reeuback resistance	Rf3	AMIN		500		kΩ
	Rf4	IFIN1, IFIN2/I1		250		kΩ
Internal pull-down resistance	Rpd1	FMINa, FMINb		200		kΩ
internal pull-down resistance	Rpd2	AMIN		200		kΩ
Hysteresis	V <sub>HIS</sub>	CE, DI, CL, <del>IO2</del> , IFIN2/II		0.1 V <sub>DD</sub>		V
Output high-level voltage	V <sub>OH</sub> 1	PDa, PDb: $I_O = -1 \text{ mA}$	V <sub>DD</sub> – 1.0			V

Continued from preceding page.

D		0 89		Ratings		
Parameter	Symbol	Conditions -	min	typ	max	Unit
	V <sub>OL</sub> 1	PDa, PDb: I <sub>O</sub> = 1 mA			1.0	V
	., .	BO1: I <sub>O</sub> = 0.5 mA			0.5	V
	V <sub>OL</sub> 2	BO1: I <sub>O</sub> = 1 mA			1.0	V
	\/ a	DO: I <sub>O</sub> = 1 mA			0.2	V
Output low-level voltage	V <sub>OL</sub> 3	DO: I <sub>O</sub> = 5 mA			1.0	V
		$\overline{BO2}$ to $\overline{BO4}$ , $\overline{IO2}$ : $I_O = 1 \text{ mA}$			0.2	V
	V <sub>OL</sub> 4	$\overline{BO2}$ to $\overline{BO4}$ , $\overline{IO2}$ : $I_O = 5 \text{ mA}$			1.0	V
		$\overline{BO2}$ to $\overline{BO4}$ , $\overline{IO2}$ : $I_O = 8 \text{ mA}$			1.6	V
	V <sub>OL</sub> 5	AOUTa, AOUTb: I <sub>O</sub> = 1 mA, AIN = 1.3 V			0.5	V
	I <sub>IH</sub> 1	CE, DI, CL: V <sub>I</sub> = 6.5 V			5.0	μA
	I <sub>IH</sub> 2	IFIN2/I1: V <sub>I</sub> = V <sub>DD</sub> , L/I1 = 0			5.0	μA
	I <sub>IH</sub> 3	<del>102</del> : V <sub>I</sub> = 13 V			5.0	μΑ
Input high-level current	I <sub>IH</sub> 4	XIN: V <sub>I</sub> = V <sub>DD</sub>	2.0		11	μA
	I <sub>IH</sub> 5	FMINa, FMINb, AMIN: V <sub>I</sub> = V <sub>DD</sub>	4.0		22	μA
	I <sub>IH</sub> 6	IFIN1, IFIN2/I1: V <sub>I</sub> = V <sub>DD</sub>	8.0		44	μA
	I <sub>IH</sub> 7	AINa, AINb: V <sub>I</sub> = 6.5 V			200	nA
	I <sub>IL</sub> 1	CE, DI, CL: V <sub>I</sub> = 0 V			5.0	μA
	I <sub>IL</sub> 2	IFIN2/I1: V <sub>I</sub> = 0 V, L/I1 = 0			5.0	μA
	I <sub>IL</sub> 3	IO2: V <sub>I</sub> = 0 V			5.0	μA
Input low-level current	I <sub>IL</sub> 4	XIN: V <sub>I</sub> = 0 V	2.0		11	μA
	I <sub>IL</sub> 5	FMINa, FMINb, AMIN: V <sub>I</sub> = 0 V	4.0		22	μA
	I <sub>IL</sub> 6	IFIN1, IFIN2/I1: V <sub>I</sub> = 0 V	8.0		44	μΑ
	I <sub>IL</sub> 7	AINa, AINb: V <sub>I</sub> = 0 V			200	nA
Output off looks as surrent	I <sub>OFF</sub> 1	$\overline{BO1}$ to $\overline{BO4}$ , AOUTa, AOUTb, $\overline{IO2}$ : $V_O = 13 \text{ V}$			5.0	μA
Output off leakage current	I <sub>OFF</sub> 2	DO: V <sub>O</sub> = 6.5 V			5.0	μA
High-level 3-state off leakage current	I <sub>OFFH</sub>	PDa, PDb: V <sub>O</sub> = V <sub>DD</sub>		0.01	200	nA
Low-level 3-state off leakage current	I <sub>OFFL</sub>	PDa, PDb: V <sub>O</sub> = 0 V		0.01	200	nA
Input capacitance	C <sub>IN</sub>	FMINa, FMINb		6		pF
	I <sub>DD</sub> 1	V <sub>DD</sub> : Crystal = 7.2 MHz, f <sub>IN</sub> 2 = 130 MHz (FMINa operating), V <sub>IN</sub> 2 = 40 mV rms		5	10	mA
Current drain	I <sub>DD</sub> 2	$V_{DD}$ : Crystal = 7.2 MHz, $f_{IN}$ 2 = 130 MHz (FMINa and FMINb operating), $V_{IN}$ 2 = 40 mV rms		8	16	mA
Current uralli	I <sub>DD</sub> 3	V <sub>DD</sub> : PLL block stopped (PLL INHIBIT mode) Crystal oscillator operating (crystal frequency: 7.2 MHz)		0.5		mA
	I <sub>DD</sub> 4	V <sub>DD</sub> : PLL block stopped, crystal oscillator stopped			10	μA

# **Pin Descriptions**

Pin	Pin No.	Туре	Function	Equivalent circuit
XIN XOUT	1 24	Xtal	Crystal oscillator element connections (4.5 or 7.2 MHz)	A09926
FMINa	18	Main PLL local oscillator signal input	FMINa is selected when DVS in the serial data is set to 1. Input frequency: 10 to 160 MHz The signal is passed through an internal divide-by-two prescaler and then input to the swallow counter. The divisor can be set to a value in the range 272 to 65535. Since the internal divide-by-two prescaler is used, the actual divisor will be twice the set value.	A09927
				A09927

Continued from preceding page.

Pin	Pin No.	Туре	Function	Equivalent circuit
AMIN	17	Main PLL local oscillator signal input	AMIN is selected when DVS in the serial data is set to 0.  When SNS in the serial data is set to 1:  Input frequency: 2 to 40 MHz  The signal is input to the swallow counter directly.  The divisor can be set to a value in the range 272 to 65535. The set value becomes the actual divisor.  When SNS in the serial data is set to 0:  Input frequency: 0.5 to 10 MHz  The signal is input to a 12-bit programmable divider directly.  The divisor can be set to a value in the range 5 to 4095. The set value becomes the actual divisor.	A09928
CE	2	Chip enable	This pin must be set high to enable serial data input (DI) or serial data output (DO).	A09929
DI	3	Input data	Input for serial data transferred from the controller	A09930
CL	4	Clock	Clock used for data synchronization for serial data input (DI) and serial data output (DO).	A09931
DO	5	Output data	Output for serial data transmitted to the controller. The content of the data transmitted is determined by DOC0 through DOC2.	A09932
V <sub>DD</sub>	19	Power supply	<ul> <li>LC72134M power supply (V<sub>DD</sub> = 4.5 to 5.5 V)</li> <li>The power on reset circuit operates when power is first applied.</li> </ul>	
V <sub>SS</sub>	23	Ground	LC72134M ground	
BO1 BO2 BO3 BO4	6 7 8 14	Output ports	Output-only ports The output state is determined by BO1 through BO4 in the serial data. When the data value is 0: The output state will be the open circuit state. When the data value is 1: The output state will be a low level. A time base signal (8 Hz) is output from BO1 when TBC in the serial data is set to 1.	A09933
ĪŌ2	16	I/O port	Shared function I/O port The pin function is determined by IOC2 in the serial data. When the data value = 0: Input port When the data value = 1: Output port When specified to function as an input port: The input pin state is reported to the controller through the DO pin. When the input state is low: The data will be 0: When the input state is high: The data will be 1: When specified to function as an output port: The output state is determined by IO2 in the serial data. When the data value is 0: The output state will be the open circuit state. When the data value is 1: The output state will be a low level. This pin is set to input mode after a power on reset.	A09934
PDa	20	Main PLL charge pump output	PLL charge pump output     A high level is output when the frequency of the local oscillator signal divided by N is higher than the reference frequency, and a low level is output when that frequency is lower. This pin goes to the high-impedance state when the frequencies match.	A09935
AINa AOUTa	21 22	Main PLL low- pass filter amplifier transistor	Connections for the n-channel MOS transistor to be used for the PLL active low-pass filter.	7// A09936

### Continued from preceding page.

Pin	Pin No.	Туре	Function	Equivalent circuit
IFIN1	15	IF counter 1	IFIN1 is selected when LCTS in the serial data is set to 0. The input frequency range is 0.4 to 25 MHz when IFS is 1, and 0.4 to 12 MHz when IFS is 0. The signal is passed directly to the IF counter. The result is output, MSB first, through the DO pin. Four measurement periods are supported: 4, 8, 32, and 64 ms.	A09937
IFIN2/I1	13	IF counter 2 input port	IFIN2 is selected when both LCTS and L/I1 in the serial data are set to 1. The input frequency range is 0.4 to 25 MHz when IFS is 1 and 0.4 to 12 MHz when IFS is 0. The signal is passed directly to the IF counter. The result (the IF counter value) is output, MSB first, through the DO pin. Four measurement periods are supported: 4, 8, 32, and 64 ms. If the L/I1 bit in the serial data is set to 0, the IFIN2/I1 port will function as an input port and the state of the input pin will be reported to the microcontroller from the DO pin. (Note that the LCTS value is ignored in this case.) When the input state is low: the data will be 0: When the input state is high: the data will be 1:	A09938
FMINb	12	Sub PLL local oscillator signal input	FMINb is selected when SDVS in the serial data is set to 1. The input frequency range is 10 to 160 MHz. The signal is passed through an internal divide-by-two prescaler and then input to the swallow counter. The divisor can be set to a value in the range 272 to 8191. Since the internal divide-by-two prescaler is used, the actual divisor will be twice the set value. FMINb goes to the stopped state (pulled down) when SDVS in the serial data is set to 0.	A09939
PDb	11	Sub PLL charge pump output	Sub PLL charge pump output     A high level is output from the PD pin when the frequency of the local oscillator signal divided by N is higher than the reference frequency, and a low level is output when that frequency is lower. This pin goes to the high-impedance state when the frequencies match.	A09940
AINb AOUTb	10 9	Sub PLL low- pass filter amplifier transistor	Connections for the n-channel MOS transistor used for the sub PLL active low-pass filter.	A09941


# **Procedures for Input and Output of Serial Data**

This product uses the CCB (Computer Control Bus), which is Sanyo's audio product serial bus format, for data input and output. This product adopts an 8-bit address CCB format.

	/Ol-				Add	ress				Function				
"	O mode	В0	B1	B2	В3	A0	A1	A2	A3	Function				
1	IN1 (82)	0	0	0	1	0	1	0	0	Control data input (serial data input) mode  4 bits of data are input.  See the "DI Control Data (serial data input)" section for details on the content of the input data.				
2   1	IN2 (92)	1	0	0	1	0	1	0	0	Control data input (serial data input) mode  4 bits of data are input.  See the "DI Control Data (serial data input)" section for details on the content of the input data.				
3 1	N3 (B2)	1	1	0	1	0	1	0	0	Control data input (serial data input) mode  4 bits of data are input.  See the "DI Control Data (serial data input)" section for details on the content of the input data.				
4 C	OUT (A2)	0	1	0	1	0	1	0	0	Data output (serial data output) mode     The number of bits output is equal to the number of clock cycles.     See the "DO Control Data (serial data output)" section for details on the content of the output data.				
CE CL  DI		Бо		CL:	B2 Norma	B3		NO X	A1 )	A2 A3   First data in 1/2/3   First data out  First data out  A09942				

#### Structure of the DI Control Data (serial data input)


• IN1 (Main PLL/Latch-a)



• IN2 (Main PLL/Latch-a)

Address DI-0 0 0 1 0 0 1 First data IN 2 TEST0 TEST1 TEST2 1 0000 LCTS D0C1 D0C2 UL0 DLC FS 070 B03 B04 딤 CT1 102 B01 B02 170 (3) IF-CTR { (11) IFS (3) IF-CTR < > D-00(9) (10)PD-C (12) TEST -(4) 10-C (8)DZ-C (9) TIME -(13) Must be set to 0 • (5) 0-PORT (7) UNLOCK (3) IF-CTR A09944

• IN3 (Sub PLL/Latch-b)



#### **DI Control Data**

No.	Control block/data							Fur	nction		Related data		
		-						PLL programmabl 5 is the MSB. The		anges depending on DVS and			
			D	VS	SI	NS	LSB	Set divisor (N)	Actual divisor				
				1		*	P0	272 to 65535	Twice the set value				
				0		1	P0	272 to 65535	The set value				
	Main PLL			0		0	P4	4 to 4095	The set value				
1	programmable divider data	* LSB: When P4 is the LSB, P0 to P3 are ignored.											
	P0 to P15 DVS, SNS	These pins select the signal input to the main PLL programmable divider (FMINa or AMIN) and switc input frequency range.  (*: don't care)											
	DVS SNS Input pin Frequency range accepted by the input pin												
		1 * FMINa 10 to 160 MHz											
	0 1 AMIN 2 to 40 MHz												
				0		0	AMIN	0.	5 to 10 MHz				
		* (	* See the "Structure of the Programmable Divider" section for details.										
		• ;	Selec	ts the	refer	ence 1	frequency f	or the main PLL					
			R3	R2	R1	R0	Re	ference frequency					
	Main PLL reference		0	0	0	0		100 kHz					
	divider data				0	0	0	1		50			
	R0 to R3		0	0	1	0		25 25					
			0	1	0	0		12.5					
			0	1	0	1		6.25					
			0	1	1	0		3.125					
			0	1	1	1		3.125					
			1	0	0	0		10					
			1	0	0	1		9					
2			1	0	1	0		5					
			1	0	1	1		1					
			1	1	0	0		3 15					
			1	1	0	0	PI I INIH	IIBIT + X'tal OSC S	STOP				
			1	1	1	1		PLL INHIBIT					
	* PLL INHIBIT mode In this mode, the main PLL programmable divider is stopped, the FMINa to ground, and the main PLL charge pump output goes to the high-impe  * Crystal oscillator stop mode The crystal oscillator circuit is stopped.  XS Therefore applications must not select this mode while the sub PLL is open.									ance state.			
				al osc 0: 4.5			ent selectio	on data					
		ı		0: 4.5 1: 7.2									
		L	Note '	that 7	.2 MF	lz is s	elected afte	er a power on rese	t.				

#### Continued from preceding page.

No.	Control block/data	Function	Related data						
3	IF counter control data CTE GT0, GT1  IF counter selection data LCTS L/I1	Frounter measurement start command data  CTE = 1: Starts the counter  CTE = 0: Resets the counter  Determines the IF counter measurement time.  GT1 GT0 Measurement time Wait time  0 0 4 ms 3 to 4 ms  0 1 8 3 to 4  1 0 32 7 to 8  1 1 64 7 to 8  * See the "Structure of the IF Counter" section for details.  Specifies the IF counter input pin (IFIN1 or IFIN2/I1).  LCTS = 0: IFIN1  LCTS = 1: IFIN2/I1  L/I1 = 0: I1 (Input port)  L/I1 = 1: IFIN2 (IF counter 2)  LCTS L/I1 IFIN2/I1 pin IFIN1 (IF counter 1)  0 1 OFF (Pulled down)  I FIN1 (IF counter 1)  1 0 I1 (Input port)  1 1 IFIN2 (IF counter 2)  OFF (Pulled down)	IFS						
4	I/O port setup data	Specifies input or output for the shared function I/O pin (IO2).     Data = 0: Input port     Data = 1: Output port							
5	Output port data BO1 to BO4 IO2	Determines the output state of the BO1 through BO4 and IO2 output ports.  Data = 0: Open  Data = 1: Low level  The data is reset to 0, setting the pins to the open state, after a power on reset.	IOC2						

Continued from preceding page.


No.	Control block/data					Function		Related data					
		Determine:	s the DO pi	n output.									
		DOC2	DOC1	DOC0		OO pin state							
		0	0	0		Open							
		0	0	1	Low when	the PLL is unlocked							
		0	1	0	end-U	C (See *1 below.)							
		0	1	1		Open							
		1	0	0		Open							
		1	0	1	IFIN2	/I1 pin state (*2)							
		1	1	0	The I	O2 pin state (*3)							
		1	1	1		Open							
		The open s	state is sele	cted after a p	ower on res	set.		UL0, UL1					
	DO pin control data	*1. end-U0	: IF counte	r measureme	ent end che	ck		ULa, ULb					
6	DOC0		_				4	CTE					
	DOC1		O pin _	<i>\</i> \7	((	<b>.</b>							
	DOC2		,	; ① Count st	tort	② Count end	③CE:HI	L/l1					
			(	) Count s	lail	(2) Count end	A09946	IOC2					
		(1) When	end-UC is	selected and	an IF count	is started (by switching	CTE from 0 to 1), the DO pin						
			(1) When end-UC is selected and an IF count is started (by switching CTE from 0 to 1), the DO pin automatically goes to the open state.										
						completes, the DO pin re count period.	goes to the low level, allowing						
					•	•	put or output operation (when the						
			is set high	,									
				o to the ope		put port state (L/I1 = 0) 1 is set to 1.)							
		*3. Goes	to the open	state when t	he IO pin is	set to the output state.							
		Note: Dur											
			•	•		•	to DOC2). During the data output ate reflects the internal DO serial						
		data in synchronization with the CL clock, regardless of the DO pin control data (DOC0 to DOC2).											
		Selects the	width of th	e phase erro	r (øE) detec	ted for PLL lock state of	liscrimination. A phase error is						
						tection width occurs.	·						
		UL1	ULO	øE detecti	on width	Detection output	ut						
	Unlocked state	0	0	Stopp	ped	Open		DOC0					
7	detection data	0	1	0		øE is output dire	ctly	DOC1					
		1	0	±0.55	jμs	øE is extended by 1		DOC2					
	UL0, UL1	1	1	±1.11	μs	øE is extended by 1	to 2 ms						
		* When the	Olligunlo	rked the DO	nin goes lo	w and UL in the serial o	lata output is set to 0						
						and UL in the serial da							
		• Controls th	e phase co	mparator dea	ad zone								
		DZ1	DZ0	Dead ban	d mode								
	Phase comparator control data	0	0	DZ	A								
8	555i data	0	1	DZI	В								
	DZ0, DZ1	1	0	DZ	С								
	-,	1	1	DZI	D								
		Dead zone	width: DZA	A < DZB < DZ	ZC < DZD								
	0												
9	Clock time base			1 causes an ata will be ign		ime base signal with a	40% duty to be output from the	BO1					
	TBC	BOT PIN. (		ata wiii be ign	oreu.)								

Continued from preceding page.

No.	Control block/data				Function		Related data						
		Controls     DLC		ump output (PDa).									
10	Main charge pump control data	0		operation ed to low									
	DLC	* If the circ application Vtune to											
11	IFS		This data is normally set to 1. Setting this data to 0 sets the circuit to reduced input sensitivity mode, in which the sensitivity is reduced by about 10 to 30 mV rms.										
12	Test data TEST0 to 2	TEST:	Test data TEST0 TEST1 All these bits must be set to 0. TEST2 All these bits are set to 0 after a power on reset.										
13	*	• This bit m	ust be set to	0.									
	Sub PLL programmable divider data	This is a The divis used, the	oinary value or can be set actual divisc	or the sub PLL programm in which PS0 is the LSB: t to a value in the range 2 or will be twice the set val grammable divider operat	and PS12 the MSB. 72 to 8191. Since the internal due.	ivide-by-two prescaler is							
14	PS0 to 12 SDVS	SDVS											
		1											
		0	1	IINb counter is stopped IINb is pulled down)	10 to 160 MHz								
		*: See the	Structure of	the Programmable Divide	er" section for details.								
		Forcibly of	Forcibly controls the charge pump output (PDb).										
		SDLC	Charge p	oump output									
15	Sub PLL charge pump control data	0	Normal	operation									
15	SDLC	1	Force	ed to low									
		application	ns can get o		voltage (Vtune) being 0 and the e by setting the charge pump ou								
				quency (fref) selection da	nta								
	Sub PLL reference	RS1	RS0	Reference frequency									
16	divider data	0	0	50 kHz									
	RS0, RS1	0	1	25									
		1	0	12.5									
		1	1	15									
		• The unloc		ormation output from the	DO pin can be selected to be th	at for either the main PLL							
	Unlocked state	ULb	ULa		cked state information								
17	detection output	0	0										
	switching data ULa, ULb	0	1	Main PLL unlocked stat									
	OLA, OLD	1	0	Sub PLL unlocked state									
		1	1		unlocked state information. main or the sub PLL is unlocked	ed.)							

### Structure of the DO Output Data (serial data output)

#### • OUT mode




A09947

#### **DO Output Data**


No.	Control block/data	Description	Related data
1	I/O port data 12, I1	Data latched from the IFIN2/I1 input port (when L/I1 is 0) and the I/O port IO2 pin. The I2 data reflects the pin state regardless of the I/O port mode (input or output). The data is latched at the point the circuit enters data output mode (OUT mode).  The data is latched at the point the circuit enters data output mode (OUT mode).  I1 ← IFIN2/I1 pin state    H:1 I2 ← The IO2 pin state    L:0	L/l1 IOC2
2	PLL unlocked state data UL	Indicates the state of the unlocked state detection circuit.  UL ← 0: When the PLL is unlocked.  UL ← 1: When the PLL is locked or in the detection disabled mode.	ULO, UL1 ULa, ULb
3	IF counter binary data C19 to C0	Indicates the value of the IF counter (20-bit binary counter).     C19 ← MSB of the binary counter     C0 ← LSB of the binary counter	CTE GT0 GT1
4	IF counter selection data	Data that reflects the LCTS bit in the serial input data. The LCT output data allows applications to verify the IF counter input pin selection (IFIN1 or IFIN2).     LCT = 0: IFIN1 selected.     LCT = 1: IFIN2/I1 selected.	LCTS

# Serial Data Input (IN1/IN2/IN3) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH} \geq 0.75~\mu s$ $t_{LC} < 0.75~\mu s$

• CL: Normal (high)




#### • CL: Normal (low)




### Serial Data Output (Out) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH} \geq 0.75~\mu s~t_{DC},\,t_{DH} < 0.35~\mu s$

#### • CL: Normal (high)




#### • CL: Normal (low)




Note: The data conversion times (t<sub>DC</sub> and t<sub>DH</sub>) depend on the value of the pull-up resistor and the printed circuit board capacitance since the DO pin is an n-channel open-drain circuit.

### **Serial Data Timing**




When CL is stopped at the low level



When CL is stopped at the high level

Parameter	Symbol		Conditions		Ratings		Unit
Farameter	Symbol		Conditions	min	typ	max	Offic
Data setup time	t <sub>SU</sub>	DI, CL		0.75			μs
Data hold time	t <sub>HD</sub>	DI, CL		0.75			μs
Clock low level time	t <sub>CL</sub>	CL		0.75			μs
Clock high level time	t <sub>CH</sub>	CL		0.75			μs
CE wait time	t <sub>EL</sub>	CE, CL		0.75			μs
CE setup time	t <sub>ES</sub>	CE, CL		0.75			μs
CE hold time	t <sub>EH</sub>	CE, CL		0.75			μs
Data latch change time	t <sub>LC</sub>					0.75	μs
Data output time	t <sub>DC</sub>	DO, CL	These values differ depending on the value of the pull-up			0.35	μs
Data output time	t <sub>DH</sub>	DO, CE	resistor used and the printed circuit board capacitance			0.35	μs

# Structure of the Programmable Divider Structure of the Main PLL Programmable Divider



	DVS	SNS	Input pin	Set divisor	Actual divisor	Input frequency range
Α	1	*	FMINa	272 to 65535	Twice the set value	10 to 160 MHz
В	0	1	AMIN	272 to 65537	The set value	2 to 40 MHz
С	0	0	AMIN	4 to 4095	The set value	0.5 to 10 MHz

\*: Don't care

#### Sample Main Programmable Divider Divisor Calculations

• For FM with a step size of 50 kHz (DVS = 1, SNS = \*: FMINa selected)

$$FM RF = 90.0 MHz (IF = +10.7 MHz)$$

FM VCO = 100.7 MHz

Main PLL fref = 25 kHz (R0 = 1, R1 = 1, R2 = 0, R3 = 0)

100.7 MHz (FM VCO)  $\div$  25 kHz (fref)  $\div$  2 (for the FMIN 1/2 prescaler) = 2014  $\rightarrow$  07DE (hexadecimal)

	E													)									
0	1	1	1	1	0	1	1	1	1	1	0	0	0	0	0	*	1			1	1	0	0
P0	P1	P2	P3	P4	P5	9d	Ь7	P8	6d	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	XS	R0	R1	R2	R3

A09955

A09954

• For SW with a step size of 5 kHz (DVS = 0, SNS = 1: AMIN high-speed operation selected)

SW RF = 
$$21.75$$
 MHz (IF =  $+450$  kHz)

SW VCO = 22.20 MHz

Main PLL fref = 
$$5 \text{ kHz}$$
 (R0 =  $0$ , R1 =  $1$ , R2 =  $0$ , R3 =  $1$ )

22.2 MHz (SW VCO)  $\div$  5 kHz (fref) = 4440  $\rightarrow$  1158 (hexadecimal)

	8	3				5				<u> </u>			1	<u> </u>									
0	0	0	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0			0	1	0	1
P0	P1	P2	P3	Þ4	Sd	9d	Ld	8d	6d	P10	P11	P12	P13	P14	P15	SNS	SAG	CTE	XS	R0	R1	R2	R3

A09956

• For MW with a step size of 10 kHz (DVS = 0, SNS = 0: AMIN low-speed operation selected)

MW RF = 1000 kHz (IF = +450 kHz)


WM VCO = 1450 kHz

Main PLL fref = 10 kHz (R0 = 0, R2 = 0, R3 = 1)

1450 kHz (MW VCO)  $\div$  10 kHz (fref) = 145  $\rightarrow$  091 (hexadecimal)

*	*	*	*	1	0	0	0	1	0	0	1	0	0	0	0	0	0			0	0	0	1
P0	P1	P2	P3	P4	P5	9d	<i>L</i> d	8d	6d	P10	P11	P12	P13	P14	P15	SNS	SAG	CTE	SX	RO	R1	R2	R3

#### Structure of the Sub PLL Programmable Divider



A09958

SDVS	Operating state	Set divisor	Actual divisor: N	Input frequency range
1	FMINb operating	272 to 8191	Twice the set value	10 to 160 MHz
0	FMINb stopped (pulled down)	_	_	_

#### Sample Sub PLL Programmable Divider Divisor Calculations

• For FM with a step size of 100 kHz (SDVS = 1: FMINb operating)

FM RF = 90.0 MHz (IF = -10.7 MHz)

FM VCO = 79.3 MHz

Sub PLL fref = 50 kHz (RS0 = 0, RS1 = 0)

79.3 MHz (FM VCO)  $\div$  50 kHz (fref)  $\div$  2 (for the FMINb 1/2 prescaler) = 793  $\rightarrow$  0319 (hexadecimal)

		}								3		0											
1	0	0	1	1	0	0	0	1	1	0	0	0				1	0	0	0				
PS0	PS1	PS2	PS3	PS4	PS5	PS6	PS7	PS8	6Sd	PS10	PS11	PS12	*	*	*	SDVS	SDLC	RS0	RS1	ULa	ULb	*	*

A09959

• For FM with a step size of 50 kHz (SDVS = 1: FMINb operating)

FM RF = 90.0 MHz (IF = +10.7 MHz)

FM VCO = 100.7 MHz


Sub PLL fref = 25 kHz (RS0 = 1, RS1 = 0)

100.7 MHz (FM VCO)  $\div$  25 kHz (fref)  $\div$  2 (for the FMINb 1/2 prescaler) = 2014  $\rightarrow$  07DE (hexadecimal)

* * * * * * * * * * * * * * * * * * *		E	Ξ				)			7	7		0											
80 SS			_				$\subseteq$				$\subseteq$		$\triangle$											
* * * * * * * * * * * * * * * * * * *	0	1	1	1	1	0	1	1	1	1	1	0	0				1	0	1	0				
	PS0	PS1	S						PS8	PS9	-	_	_	*	*	*	≥		RS0	S	ULa	nrp	*	*

#### Structure of the IF Counter

The LC72134M IF counter is a 20-bit binary counter, and takes the IF signal from the IFIN1 or IFIN2/I1 pin as its input. The result of the count can be read out serially MSB first from the DO pin.




GT1	GT0	Measuren	nent time
GII	GIU	Measurement time (GT)	Wait time (t <sub>WU</sub> )
0	0	4 ms	3 to 4 ms
0	1	8	3 to 4
1	0	32	7 to 8
1	1	64	7 to 8

The IF frequency (FC) is measured by determining how many pulses were input to the IF counter in the stipulated measurement time, GT.

$$Fc = \frac{C}{GT}$$
 (C = Fc × GT) C: Counted value (the number of pulses)


#### **IF Counter Frequency Measurement Examples**

• When the measurement time (GT) is 32 ms and the counted value (C) is 53980 (hexadecimal) or 342,400 decimal. IF frequency (FC) =  $342400 \div 32$  ms = 10.7 MHz




A09962

• When the measurement time (GT) is 8 ms and the counted value (C) is E10 (hexadecimal) or 3600 decimal. IF frequency (FC) =  $3600 \div 8$  ms = 450 kHz



#### **IF Counter Operation**



Applications must first, before starting an IF count operation reset the IF counter by setting CTE in the serial data to 0.

The IF counter operation is started setting CTE in the serial data from 0 to 1. Although the serial data is determined by dropping the CE pin from high to low, the IF signal input to the IFIN pin must be provided within the wait time from the point CE goes low. Next, the readout of the IF counter after measurement is complete must be performed while CTE is still 1, since the counter will be reset if CTE is set to 0.

Note: If IF counting is used, applications must determine whether or not the IF IC SD (station detect) signal is present in the microcontroller software, and perform the IF count only if that signal is asserted. This is because auto-search techniques that only use IF counting are subject to incorrect stopping at points where there is no station due to IF buffer leakage.

#### **Unlocked State Detection Timing**

· Unlocked state detection timing

Unlocked state detection is performed during the reference frequency (fref) period (interval). This means that a period at least as long as the period of the reference frequency is required to recognize the locked/unlocked state. However, applications must wait at least twice the period of the reference frequency immediately after changing the divisor (N) (which is applied to the frequency) before checking the locked/unlocked state.




Figure 1 Unlocked State Detection Timing

For example, if fref is 1 kHz (a period of 1 ms) applications must wait at least 2 ms after the divisor N is changed before performing a locked/unlocked check.




Figure 2 Circuit Structure





Figure 3 Combining with Software

• Outputting the unlocked state data in the serial data
In the LC72134M, the unlocked state data (UL), once set to the unlocked state, is not reset unless data is output (or input). At the point of data output (1) in figure 3, the VCO frequency will be stable (locked), but since the divisor N was changed and a data output operation has not yet been performed, the unlocked state data will indicate the unlocked state. Thus even though the loop is stable (locked), the data will indicate that it is not. In cases such as this, the application should treat the first data output after the value of N has been changed as dummy data, and consider the second data output (at point (2) in the figure) as valid data.


#### <Flowchart for Lock Detection>



Directly outputting the unlocked state to the DO pin
 Since the unlocked state (high level when locked, low when unlocked) is output from the DO pin, the dummy data
 processing described above is not necessary. After N is changed, applications can check the locked state after waiting
 at least two periods of the reference frequency.

#### **Clock Time Base Usage Notes**

When using the clock time base output function, the output pin (BO1) pull-up resistor must have a value of over  $100 \text{ k}\Omega$ . The use of a Schmitt input in the microcontroller that accepts this signal is recommended to reduce chattering. This is to prevent degradation of the VCO C/N characteristics when combining with a loop filter that uses the internal transistor provided to form a low-pass filter. Since the ground for the clock time base output pin and the ground for the transistor are common internally on the chip, applications must take care to minimize current fluctuations in the time base pin to prevent degradation of the low-pass filter characteristics.



#### Other Items

• Notes on the phase comparator dead zone

DZ1	DZ0	Dead band mode	Charge pump	Dead band
0	0	DZA	ON/ON	0s
0	1	DZB	ON/ON	-0s
1	0	DZC	OFF/OFF	+0s
1	1	DZD	OFF/OFF	+ +0s

When the charge pump is used with one of the ON/ON modes, correction pulses are generated from the charge pump even if the PLL is locked. As a result, it is easy for the loop to become unstable, and special care is required in application design. The following problems can occur if an ON/ON mode is used.

- Sidebands may be created by reference frequency leakage.
- Sidebands may be created by low-frequency leakage due to the correction pulse envelope.

Although the loop is more stable when a dead zone is present (i.e. when an OFF/OFF mode is used), a dead band makes it more difficult to achieve excellent C/N characteristics. On the other hand, while it is easy to achieve good C/N characteristics when there is no dead zone, achieving good loop stability is difficult. Accordingly, the DZA and DZB settings, in which there is no dead zone, can be effective in situations where a signal-to-noise ratio of 90 to 100 dB or higher is required in FM reception, or where it is desirable to increase the pilot margin in AM stereo reception. However, if such a high signal-to-noise ratio is not required for FM reception, if an adequate pilot margin can be acquired in AM stereo reception, or if AM stereo is not required, then either DZC or DZD, in which there is a dead band, should be chosen.

#### Dead Zone

As shown in figure 1, the phase comparator compares a reference frequency (fr) with fp. As shown in figure 2, the phase comparator's characteristics consist of an output voltage (V) that is proportional to the phase difference Ø. However, due to internal circuit delay and other factors, an actual circuit has a region (the dead zone, B) where the circuit cannot actually compare the phases. To implement a receiver with a high S/N ratio, it is desirable that this region be as small as possible. However, it is often desirable to have the dead zone be slightly wider in popularly-priced models. This is because in certain cases, such as when there is a strong RF input, popularly-priced models can suffer from mixer to VCO RF leakage that modulates the VCO. When the dead zone is small, the circuit outputs signals to correct this modulation and this output further modulates the VCO. This further modulation may then generate beats with the RF signal.





Figure 1 Figure 2

- Notes on the FMIN, AMIN, and IFIN pins
  - Coupling capacitors should be placed as close to their pin as possible. A capacitance of about 100 pF is desirable for these capacitors. In particular, if the IFIN pin coupling capacitor is not held to under 100 pF, the time to reach the bias level may become too long and incorrect counts may result due to the relationship with the wait time.
- Notes on IF counting → Use the SD signal in conjunction with IF counting
   When counting the IF frequency, the microcontroller must determine the presence or absence of the IF IC SD (station detect) signal and turn on the IF counter buffer output and execute the IF count only if there is an SD signal. Autosearch techniques that only use the IF counter are subject to incorrect stopping at points where there is no station due to IF buffer leakage.
- · DO pin usage
  - The DO pin can be used for IF counter count completion checking and as an unlock detection output in addition to its use in data output mode. It is also possible to have the DO pin reflect the state of an input pin to input that state to the microcontroller.
- Power supply pins


A capacitor of at least 2000 pF must be inserted between the power supply  $V_{DD}$  and  $V_{SS}$  pins for noise exclusion. This capacitor must be placed as close as possible to the  $V_{DD}$  and  $V_{SS}$  pins.

#### Pin States after a Power on Reset




#### **Sample Application Circuits**

FM/AM Tuner + FM Tuner (for FM Subcarrier)



Note: Since the areas enclosed in dotted lines ([\_\_\_\_]) are high-impedance circuits, they are susceptible to noise. Therefore, lines in the printed circuit board pattern should be made as short as possible and these areas should be surrounded by the ground pattern.

#### AM Tuner + FM Tuner



Note: Since the areas enclosed in dotted lines ( \_\_\_\_\_) are high-impedance circuits, they are susceptible to noise. Therefore, lines in the printed circuit board pattern should be made as short as possible and these areas should be surrounded by the ground pattern.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1998. Specifications and information herein are subject to change without notice.