

LC7152, 7152M, 7152NM, 7152KM

Universal Dual-PLL Frequency Synthesizers



Overview

The LC7152, 7152M, 7152NM, 7152KM are universal dual-PLL frequency synthesizers for use in weak signal type cordless telephone applications in the USA, South Korea, and Japan, and broadcast satellite (BS) tuners in the USA and Europe.

Features

- · Dual charge pump built in for fast channel switching
- Digital lock detector enables PLL lock status check with crystal oscillator precision
- Programmable reference frequency divider supports various applications
- The LC7152NM is a built-in power-on reset circuit version of the LC7152M
- The LC7152KM is an enhanced frequency characteristics version of the LC7152M


Functions

- 2-system PLL built-in (dual PLL)
- 16-bit programmable local-oscillator divider 1.5 to 55 MHz (V_{DD} = 2.0 to 3.3 V), LC7152KM: 55 to 80 MHz (V_{DD} = 2.7 to 3.3 V)
- 14-bit programmable reference-frequency divider
 320 Hz to 640 kHz reference frequency using a 10.24 MHz crystal oscillator
- · Digital lock detector
- · Dual charge pump
- Amplifier built-in for an active LPF
- Serial transmission data input (CCB format)
- LC7152NM with power-on reset circuit (pins OUTA and OUTB become open at power-on)
- 2.0 to 3.3 V supply voltage
- DIP24S and MFP24S packages
 - CCB is a trademark of SANYO ELECTRIC CO., LTD.
 CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Package Dimensions


unit: mm

3067-DIP24S



unit: mm

3112-MFP24S



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V
Maximum input voltage	V _{IN} max(1)	CE, CL, DI, AIA, AIB	-0.3 to +7.0	V
Maximum input voltage	V _{IN} max(2)	XIN, PIA, PIB, TEST	-0.3 to V _{DD} +0.3	V
	V _O max(1)	LDI, LDB	-0.3 to +7.0	V
Maximum output voltage	V _O max(2)	AOA, AOB, OUTA, OUTB	-0.3 to +15	V
maximum output voltage	V _O max(3)	PDA1, PDA2, PDB1, PDB2, XOUT	-0.3 to V _{DD} +0.3	V
Maximum autaut aurrent	I _O max(1)	LDA, LDB, OUTA, OUTB	0 to 3	mA
Maximum output current	I _O max(2)	AOA, AOB	0 to 6	mA
		Ta≦85°C, LC7152	350	mW
Allowable power dissipation	pation Pd max	Ta≦85°C, LC7152M, 7152NM, 7152KM	160	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Allowable Operating Ranges at Ta = –40 to +85°C, V_{SS} = 0 V

Parameter	Symbol Conditions —			Unit		
Farameter			min	typ	max	Offic
	V _{DD} (1)	V_{DD}	2.0		3.3	V
Supply voltage	V _{DD} (2)	V _{DD} :Serial data retention voltage, see Figure1, *1	1.5			V
Cupply Vollage	V _{DD} (3)	V _{DD} :Power-on reset voltage, t _R ≧ 20 ms, see Figure1, *1			0.05	V
Input high-level voltage	V _{IH} (1)	CE, CL, DI:V _{DD} = 2.0 V	1.5		5.5	V
Input high-level voltage	V _{IH} (2)	CE, CL, DI:V _{DD} = 3.3 V	1.7		5.5	V
land the second scale and	V _{IL} (1)	CE, CL, DI: $V_{DD} = 2.0 \text{ V}$			0.4	V
Input low-level voltage	V _{IL} (2)	CE,CL,DI:V _{DD} = 3.3 V	0		0.6	V
Output voltage	V _O (1)	LDA, LDB			5.5	V
Output voltage	V _O (2)	AOA, AOB, OUTA, OUTB	0		13	V
	f _{IN} (1)	XIN:Sine wave, capacitively coupled	1.0		13	MHz
Input frequency	f _{IN} (2)	PIA, PIB: Sine wave, capacitively coupled *2			55	MHz
	f _{IN} (3)	PIA, PIB: Sine wave, capacitively coupled *3	55		80	MHz
Innut amplituda	V _{IN} (1)	XIN: Sine wave, capacitively coupled			600	mVrms
Input amplitude	V _{IN} (2)	PIA, PIB: Sine wave, capacitively coupled *2,3	100		600	mVrms
Crystal oscillator frequency			4	10.24	11	MHz

Note *1 LC7152NM

		FA/FB (serial data inpu	it frequency select bits)	V	Davisa	
		[0]	[1]	V_{DD}	Device	
*2	f _{IN} (2)	1.5 to 23 MHz	20 to 55 MHz	2.0 to 3.3 V	LC7152, 7152M, LC7152NM, 7152KM	
*3	f _{IN} (3)		55 to 80 MHz	2.7 to 3.3 V	LC7152KM	


st4 Cl is the crystal impedance and CL is the load capacitance.

Electrical Characteristics in the allowable operating ranges

Parameter	Symbol	Conditions	Rat	tings		Unit
Faiailletei	Symbol	Symbol Conditions		typ	max	Offic
Output high-level voltage	V _{OH} (1)	PDA1, PDB1: I _O = 1 mA	V _{DD} - 1.0			V
Odiput High-level Voltage	V _{OH} (2)	PDA2, PDB2: $I_O = 2 \text{ mA}$	V _{DD} - 1.0			V
	V _{OL} (1)	PDA1, PDB1: I _O 1 mA			1.0	V
	V _{OL} (2)	PDA2, PDB2: $I_O = 2 \text{ mA}$			1.0	V
Output low-level voltage	V _{OL} (3)	OUTA, OUTB: I _O = 1 mA			1.0	V
Output low-level voltage	V _{OL} (4)	$\overline{\text{LDA}}$, $\overline{\text{LDB}}$: $I_{\text{O}} = 2 \text{ mA}$			1.0	V
	V _{OL} (5)	AOA, AOB: $I_O = 0.5$ mA, AIA = AIB = 1.2 V			0.5	V
	V _{OL} (6)	AOA, AOB: $I_O = 1$ mA, AIA = AIB = 1.3 V			0.5	V
	I _{OFF} (1)	$\overline{\text{LDA}}$. $\overline{\text{LDB}}$: $V_{\text{O}} = 5.5 \text{ V}$			5.0	μΑ
Output off-leakage current	I _{OFF} (2)	PDA1, PDB1, PDA2, PDB2: V _O = 0/3.3 V		0.01	10.0	nΑ
	I _{OFF} (3)	AOA, AOB, $\overline{\text{OUTA}}$, $\overline{\text{OUTB}}$: $V_{\text{O}} = 13 \text{ V}$			5.0	μΑ
	I _{IH} (1)	CE, CL, DI: V _I = 5.5 V			5.0	μA
	I _{IH} (2)	$XIN: V_1 = 3.3 V, V_{DD} = 3.3 V$	2.0		6.5	μΑ
Input high-level current	I _{IH} (3)	PIA, PIB: $V_I = 3.3 \text{ V}$, $V_{DD} = 3.3 \text{ V}$	3.5		10.0	μΑ
	I _{IH} (4)	AIA, AIB: $V_I = 3.3 \text{ V}$		0.01	10.0	nΑ
	I _{IH} (5)	TEST: $V_I = 3.3 \text{ V}, V_{DD} = 3.3 \text{ V}$		120		μΑ
	I _{IL} (1)	CE, CL, DI: $V_I = 0 V$			5.0	μΑ
	I _{IL} (2)	$XIN: V_{I} = 0 V, V_{DD} = 3.3 V$	2.0		6.5	μΑ
Input low-level current	I _{IL} (3)	PIA, PIB: $V_{I} = 0 \text{ V}, V_{DD} = 3.3 \text{ V}$	3.5		10.0	μΑ
	I _{IL} (4)	AIA, AIB: $V_I = 0 V$		0.01	10.0	nA
	I _{IL} (5)	TEST: $V_{I} = 0 \text{ V}, V_{DD} = 3.3 \text{ V}$			5.0	μΑ
Internal feedback resistance	R _f (1)	XIN: V _{DD} = 3.3 V		1.0		$M\Omega$
Internal reeuback resistance	R _f (2)	PIA, PIB:V _{DD} = 3.3 V		600		kΩ
Internal pull-down resistance	Rd	TEST: V _{DD} = 3.3 V		30		kΩ
Input capacitance C _{IN} XIN, PIA, PIB		XIN, PIA, PIB		2.5		pF
Supply current*1	I _{DD} (1)	V _{DD} (= 2.0 V):f _{IN} = 55 MHz		3.0	8.0	mA
Supply culterit i	I _{DD} (2)	$V_{DD}(= 3.3 \text{ V}):f_{IN} = 55 \text{ MHz}$		7.0	14.0	mA
Supply current*2	I _{DD} (4)	$V_{DD}(= 2.0 \text{ V}):f_{IN} = 55 \text{ MHz}$		1.5	4.5	mΑ
Supply Culterit 2	I _{DD} (5)	$V_{DD}(= 3.3 \text{ V}):f_{IN} = 55 \text{ MHz}$		3.9	8.0	mA


Note *1. Dual PLL operation (both PLL-A and PLL-B), SB= 0, XIN= 10.24 MHz (crystal), PIA and PIB input = 100 mVrms at f_{IN} , all other inputs at V_{SS} , all other outputs open.

Pin Assignment



^{*2.} Standby mode: Single PLL operation (PLL-A operating and PLL-B stopped), SB = 1, XIN = 10.24 MHz (crystal), PIA input = 100mVrms at f_{IN} , all other inputs at V_{SS} , all other outputs open.

Equivalent Block Diagram



Pin Functions

Symbol	Pin No.	Function		Symbol	Pin No.	Function		
PIB	16	Side-B oscill	ator signal input	PDB2	23	Sub charge pump		
XIN	1	Crustal assil	otor	PDB1	22	Main charge pump		
XOUT	24	Crystal oscil	aloi	AIB	21	Laurana filan tanasiatana		
PIA	14	Side-A oscill	ator signal output	AOB	20	Low-pass filter transistors		
V_{DD}	17	Power suppl	Power supply		19	General-purpose output port		
V _{SS}	15	Ground	Ground		6	Side-A unlock detection		
CE	2	Serial data	Chip enable	PDA2	9	Sub charge pump		
CL	3					Clock	PDA1	10
DI	4	input	Data	AIA	11	Low page filter transisters		
TEST	8	IC Test		AOA	12	Low-pass filter transistors		
NC	7, 18	No connection	No connections		13	General-purpose output port		
I DB	5	Side-B unloc	k detection			•		

LC7152, 7152M, 7152NM, 7152KM

Pin Description

Symbol	Pin No.	Function	Description of function					
PIA	14	Side-A local oscillator signal	Side-A programmable divider. The input frequency ranges are as follows.					
		input	FA = [0]	FA = [1]	V_{DD}	Device		
			1.5 to 23 MHz	20 to 55 MHz	2.0 to 3.3 V	LC7152, 7152M LC7152NM, 7152KM		
				55 to 80 MHz	2.7 to 3.3 V	LC7152KM		
			FA: Serial data					
			Bits DA0 to DA15		ivider ratios			
PIB	16	Side-B local-oscillator signal	Side-B programm		, _			
		input	The input frequer	icy ranges are the second		IA.		
			• Bits DB0 to DB15	•				
			Divider ratio N=					
			Serial data: Bit S When SR = 1	•		t ndby mode, side-B is		
				pulled down to \		nuby mode, side-b is		
			When SB = 0,	normal operation	is selected.			
XIN	1	Crystal oscillator	Crystal oscillator					
XOUT	24			g a crystal other t stal oscillator mu		d above, its compatibility		
PDA1	10	Side-A main charge pump	· ·			he PLL phase error		
		3.1.1	signals. When the	frequency gene	rated by dividing	g the local oscillator signal		
				-	•	ency, the charge pump		
			outputs a high-leve	•		en lower, the charge pump		
			If the two values			edance.		
PDB1	22	Side-B main charge pump	 fosc/N > fref or 	leading	0 0 1			
			→ Positive Pulse					
			• fosc/N < fref or → Ne	iagging egative Pulse				
			• fosc/N = fref ar	•				
				gh-Impedance				
DDAG		Cide A sub abarga numn	(*SB = [1] : PDB1 -			r cianal calv when the		
PDA2	9	Side-A sub charge pump	unlock condition i		PLL phase error	r signal only when the		
					set by serial dat	a bits UL0 and UL1.		
PDB2	23	Side-B sub charge pump				tion threshold occurs, this		
			signal goes to high		d the phase erro	or signal for the main		
					or signal has the	same polarity as the main		
			charge pump.			, , , , , , , , , , , , , , , , , , , ,		
LDA	6	Side-A unlock detector output	Outputs the PLL		3.			
			Locke Unlocke	d: Open				
					lock/unlock disc	crimination is set by serial		
			data bits UL0 and					
LDB	5	Side-B unlock detector output	'''					
			 For details, refer to the description of the serial data. SB = 1: LDB → Open 					
AIA	11	Side-A low-pass filter transistor	• MOS N-channel t	•	PLL filter			
AOA	12	,						
AIB	21	Side-B low-pass filter transistor	 The AOA and AO 	B output withstar	nd voltage is 13\	V.		
OAB OUTA	20 13	Side-A general purpose	• These latch the s	arial data hite O/	and OR that a	re sent from the controller,		
OUTA	13	Side-A general purpose output port				ie seni nom me connoller,		
OUTB	19	Side-B general purpose	and then invert and output the data. (OUTA can also output XIN divided by two.					
		output port	In the LC7152NM	l, OUTA and OU	ΓB are open at t	the power-on reset.		

For more information on crystal oscillator : Nihon Dempa Kogyo Co., Ltd.

Continued on next page.


Continued from preceding page.

Symbol	Pin No.	Function	Description of function
CE *1	2	Chip enable input	Set this pin high when inputting serial data to the LC7152.
CL *1	3	Clock input	Clock for data synchronization when inputting serial data to the LC7152.
DI *1	4	Data input	Input for serial data being sent from the controller to the LC7152.
V _{DD} V _{SS}	17 15	Power supply Ground	LC7152 power supply pin.
TEST	8	IC Test input	 LC7152 test pin. (Normally V_{SS} or open.) However, divide-by-two XIN frequency is output from the pin OUTA by applying the V_{DD} level voltage after serial data transfer (T0 = T1 = T2 = 0). Crystal oscillation frequency can be checked normally when the pin is left open.


^{*1} The input "H" voltage and the input "L" voltage on the CE, CL, and DI pins are $V_{IH}=1.5$ to 5.5V and $V_{IL}=0$ to 0.4V when $V_{DD}=2.0$ V. When $V_{DD}=3.3$ V, then $V_{IH}=1.7$ to 5.5V and $V_{IL}=0$ to 0.6V. (Voltage greater than V_{DD} may be applied to V_{IH} .)

Serial Input Data (PLL Control data) format


Mode1: Latch-1 data (programmable divider data)



Mode 2: Latch-2 data (reference divider and control data)



Serial Data Transfer Timing



Symbol	Parameter	10.24 MHz crystal	Other crystal frequencies
t _{SU}	Data setup time	At least 0.40 µs	At least 4/f _{X'tal}
t _{HD}	Data hold time	At least 0.40 µs	At least 4/f _{X'tal}
t _{EL}	Enable low-level pulse width	At least 0.40µs	At least 4/f _{X'tal}
t _{ES}	Enable setup time	At least 0.40 µs	At least 4/f _{X'tal}
t _{EH}	Enable hold time	At least 0.40 µs	At least 4/f _{X'tal}
t _{CL}	Clock low-level pulse width	At least 0.40 µs	At least 4/f _{X'tal}
^t CH	Clock high-level pulse width	At least 0.40 µs	At least 4/f _{X'tal}
t _{LA}	Latch propagation delay	Up to 0.40 µs	Up to 4/f _{X'tal}

Note Perform data transfer after the crystal oscillations normalize. Data transferred before normal oscillations will not be recognized.

LC7152, 7152M, 7152NM, 7152KM

Description of Serial Data


	0 1 11 10 1								51,15,
No.	Controller/Data				cription				Related Data
(1)	Side-A	This data sets				der numbe	r. This dat	a is a	
	programmable divider data: DA0	,	binary value in which DA0 is the LSB. The range of divider values that can be set is 272 to 65,535.						R0 to R13
	to DA15	NA = fVC	O-A/fref						
(2)	Side-B	This data sets	•	-		der numbe	r. This dat	a is a	
	programmable	,	n which DB0 is			070 / 0			R0 to R13
	divider data: DB0 to DB15	The range of NB = fVC	divider values	that can	be set i	s 2/2 to 6	5,535.		
(3)	Reference	• This data sets		divider	number.	This data	is a binary	value in	
	frequency data: R0	which R0 is th		uu					
	to R13	The range of	divider values	that can	be set i	s 8 to 16,3	883.		UL0 UI1 UE0 UE1
			divider number						
(4)			e frequency: fro						
(4)	Output port data: OA, OB	 This data dete OA → OI 		tput on t	the gene	ral-purpos	e output p	ort.	
	OA, OB	$OB \rightarrow Ol$							
		Data 0: open;							
		 During the po 		the LC	7152NM	, OA and 0	OB are bot	h "0".	
(5)	Input frequency	This data swit		frequen	cy range	for the PI	A and PIB	pins.	
	range switching	$(FA \rightarrow PIA, FI)$	$B \to PIB$)						
	data: FA, FB		S	Supply vo	oltage (V	(חח)			
			Data		o 3.3 V	557			DA0 to DA15
			[0]	1.5 to	23 MHz	:			DB0 to DB15
			[1]	20 to	55 MHz				
		• In the case of	th - 1 074 FOL	V4. Data	4. 55 4-	00 MH I= ()	. 07	./	
(6)	Ctandby made data	In the case of This data puts				80 MHZ (\	$I_{DD} = 2.7$	V to 3.3 V)	
(6)	Standby mode data : SB	• This data puts • SB = 1: s	standby mode (
	32		ngle PLL opera			rating, side	e-B stoppe	d	
			tandby mode of		•	0.			
			ightarrow Dual PLL operation: Side-A operating, side-B operating						
(7)	Unlock detection	• During the po						1.1	
(7)	data	This is the ph lock/unlock display.	ase error detects						
			state is detecte					,	
							ı	ınit : µs	
	: UL0, UL1	Г	hase error		YINI · f	(IN [MHz]			
		UL0 UL1	detector						
			threshold	4.0	7.2	8.0	10.24	12.8	
		0 0	0	←	\leftarrow	←	←	←	
		1 0	· A tai	1.00	±0.55	±0.50	±0.39	±0.31	
			±16/f _{X'tal} ±	4.00	±2.22	±2.00	±1.56	±1.20	
			$\pm 64/f_{X'tal}$ \pm	16.00	±8.88	±8.00	±6.25	±5.00	
		(Nists) Nists th			ا داد داد د	4b. F	DI I		
		, ,	nat if the data or arilv.	Juanges	III IOCK S	siale, the F	-∟∟ wiii be	uniocked	
		.5	temporarily.						
	: UE0, UE1	The detected	phase error (ø	E) signa	al can be	extended	by a certa	in amount	
		of time and or	utput on the \overline{LC}	\overline{DA} and \overline{L}	DB pins	. This data	a determine	es the	
		length of this extension. However, when UL0 = UL1 = 0, the phase error is							
		not extended, and is output directly. unit: ms							
		Reference Reference frequency : UE0							
			fref	11	kHz	5 kHz	12.5 kHz		
		0 0	4 × (1/fref)		.0*	0.8	0.32		
		1 0	8 × (1/fref)	8	3.0	1.6	0.64		
		0 1	32 × (1/fref)	32	2.0	6.4*	2.56		
		1 1	64 × (1/fref)	64	4.0	12.8	5.12*		
						/*===	dord value	١	
						("stan	dard value)	

Continued on next page.

Continued from preceding page.


No.	Controller/Data	Description	Related Data
(8)	Dead zone control data: DZ	This data controls the phase comparator dead zone. (DZA < DZB)	
		DZ Mode 0 DZA 1 DZB	
(9)	IC test data: T0, T1, T2	This is the IC test mode switching data. The user does not need to be concerned about this data. Assume that T0 = T1 = T2 = 0. Normally, the test pins must be either at V _{SS} or left open.	

Power-on Reset supply voltage



- Power-on reset is performed when the supply voltage V_{DD} exceeds 2.0 V by power application after the V_{DD} has once fallen under 0.05 V and kept the level for at least 20ms.
- $^{\bullet}$ Latch data is retained when the V_{DD} is 1.5 V, where power-on reset is not performed.

Sample Application Circuit (FCC: 10 ch 46/49 MHz cordless telephone)



Example: FCC 1-channel 46/49 MHz cordless telephone base station (See diagram in the preceding page.) for fref: 5 kHz, RX VCO: 38.975 MHz, TX VCO: 46.610 MHz

Programmable Divider Data

(1)
$$NA = \frac{fVCO - A}{fref} = \frac{RX \ VCO}{fref} = \frac{38.975 MHz}{5kHz} = 7795 \ (DA0 \ to \ DA15)$$

(2)
$$NB = \frac{fVCO - B}{fref} = \frac{TX \ VCO}{fref} = \frac{46.610 MHz}{5kHz} = 9322 (DB0 \text{ to } DB15)$$
(246A)Hex

(3) Reference frequency data

$$NR = \left(\frac{fX' \text{ tal}}{\text{fref}}\right) \div 2 = \frac{10.24 \text{MHz}}{5 \text{kHz}} \div 2 = 1024 \text{ (R0 to R13)}$$
(400)Hex

(4) Output port data

General-purpose output port: Open (OA = 0, OB = 0)

(5) Input frequency range select bits

$$FA = FB = 1$$

(6) Standby mode

During standby (SB = 1)

(7) Unlock detector output

Extends the phase error signal by 6.4ms if a phase error of ± 6.25 µs or more is generated.

$$: UL0 = UL1 = 1$$


$$: UE0 = 0, UE1 = 1$$

(8) Dead-zone control data

DZA mode : DZ = 0


(9) LSI test data: T0 = T1 = T2 = 0

(1) Mode 1: Latch-1 data




A00256

(2) Mode 2: Latch-2 data



A00257

Dual Charge Pump Descriptions



If an unlock state is detected at channel switch, the sub-charge pump operates, R1M/R1S becomes R1, low-pass filter's time constant is reduced, and the lockup accelerates.

When the circuit is locked, side-band characteristics and modulation characteristics are improved by making the sub-charge pump off, i.e., floating, R1M to be R1, and increasing low-pass filter's time constant.

Device Comparison

		Operating frequ	D			
Device	FA/FB = 0	F	FA/FB = 1	Power-on reset circuit	Package	
	1.5 to 23 MHz	20 to 55 MHz	55 to 80 MHz	onoun		
LC7152	Yes	Yes	No	No	DIP24S	
LC7152M	Yes	Yes	No	No	MFP24S	
LC7152NM	Yes	Yes	No	Yes	MFP24S	
LC7152KM	Yes	Yes	Yes (V _{DD} = 2.7 to 3.3 V)	No	MFP24S	

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1999. Specifications and information herein are subject to change without notice.