

## 4-bit Microcontroller with Built-in PROM

### Overview

The LC66P308 is a 4-bit microcontroller with a built-in 8 Kbyte PROM. It is compatible with the LC663XX series mask ROM devices, making it ideal for prototyping and software development and testing.

The LC66P308 features 33 user-defined options comprising output configuration, output level after reset, watchdog timer and oscillator configuration options. The output configuration options are open-drain, open-drain with pullup, and CMOS. The oscillator options are ceramic resonator, RC oscillator and external clock.


The LC66P308 operates from a 5 V supply and is available in 42-pin DIPs and 48-pin QIPs.

### **Features**

- 33 user-defined options including port output configuration, output level after reset and watchdog timer options
- Ceramic resonator, RC oscillator or external clock option
- 8 Kbyte PRQM (0000H to 2007H user addressable)
- Compatible with the LC663XX series mask ROM devices
- 0.92 to 10.0 us instruction cycle time
- 5 V supply
- 42-pin DIP and 48-pin QIP


# Package Dimensions

Unit:mm 3025B-DIP42S




Unit:mm

3156-QIP48E



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

## **Pin Assignment**



# **Pin Description**

Nun	nber		
DIP42S	DIP48E	Name	Description
1	44	D0/P00	
2	45	D1/P01	Multiplexed 4-bit input/output port P0 (P00 to P03) and PROM data bus lines
3	46	D2/P02	(D0 to D3)
4	47	D3/P03	
5	48	D4/P10	
6	1	D5/P11	Multiplexed 4-bit input/output port P1 (P10 to P13) and PROM data bus lines
7	2	D6/P12	(D4 to D7)
8	3	D7/P13	
9	4	A0/SI0/P20	
10	5	A1/SO0/P21	Multiplexed 4-bit input/output port P2 (P20 to P23) serial input 0 (SI0), serial output
11	7	A2/SCK0/P22	0 (SOO), serial clock 0 (SCKO), interrupt request 0 (IMT0) and PROM address bus lines (A0 to A3)
12	8	A3/INT0/P23	
13	9	A4/INT1/P30	
14	10	A5/POUT0/P31	Multiplexed 3-bit input/output port P3 (P30 to P32), interrupt request 1 (INT1), timer
15	11	A6/ROUT1/P32	outputs (POUT0 and POUT1) and address bus lines (A4 to A6) multiplexed single- bit input port (P33) and hold-mode control input (POLD)
16	12	HOLD/P33	si inpat por (1 go yana nota maa coma inpat (1 s go)
17	13	A7/P40	
18	14	A8/P41	Multiplexed 4-bit input output port P4 (P40 to P43) and PROM address bus lines
24	22	A9/P42	(A7 to A10)
25	23	A10/P43	
19	15	VPP/TEST	CPU test input
20	16	VSS	Ground
21	17	OSC1	
22	20	OSC2	External oscillator connections
23	21	RES /	Reset input
26	24	A11/P50	
27	25	A12/P51	Multiplexed 4-bit input/output port P5 (P50 to P53), interrupt request 2 (INT2) and
28	26	A13/P52	PROM address bus lines (A11 to A13)
29	27	/TNT2/P53	
30	28	SI1/P60	× 11
31	29	SØ1/R61	Multiplexed 4-bit input/output port P6 (P60 to P63), serial input 1 (SI1), serial output
32	31	\$CK1/P62	1 (SO1), serial clock 1 (SCK1), event counter input (PIN1) and PROM data security control input (DASEC)
33	32	DASEC/PIN1/P63	
34	33	PG2/VREF0	Multiplexed 2-bit input/output port PC (PC2 and PC3), CMP0 reference voltage
35	34	PC3/VREF1	input (VREF0) and CMP1 to CMP3 reference voltage input (VREF1)
36	<b>3</b> 5	PD0/CMP0	
37	36	PD1/CMP1	Multiplexed 4-bit input port PD (PD0 to PD3), PROM program control input (PGM)
38	37	PD2/CMP2	and comparator inputs (CMP0 to CMP3)
39	38	PD3/CMP3/PGM	
40	39	/ NDD	5V supply
41 ,40	40	PÉ0/TRA/CE	Multiplexed 2-bit input port PE (PE0 and PE1), 2-bit three-level input port (TRA and
42,	41,	PE1/TRB/OE	TRB), PROM chip enable ( $\overline{\overline{CE}}$ ) and output enable ( $\overline{\overline{OE}}$ )
(4, 4	6, 18, 19, 30, 42, 43	NC NC	No connection
· William	THE STATE OF THE S	· e	

# **Specifications**

## Absolute Maximum Ratings at Ta = 25°C, $V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.3 to +7.0	V
Ports P2 to P6 (excluding P33) input voltage	V <sub>I1</sub>	See note 1	-0.3 to +15.0	V
Input voltage range for all inputs	V <sub>I2</sub>	See note 2	-0.3 to V <sub>DD</sub> +0.3	V
Ports P2 to P6 (excluding P33) output voltage	V <sub>O1</sub>	See note 1	-0.3 to +15.0	V
Output voltage range for all outputs	V <sub>O2</sub>	See note 2	-0.3 to V <sub>DD</sub> +0.3	V
Ports P0, P1, P4 and P5 output source current	<sup>-l</sup> OP1	/ / · · · · / / / · · ·	2	mA
Ports P2, P3 (excluding P33), P6 and PC output source current	-l <sub>OP2</sub>		4	, mA
Ports P0 to P6 (excluding P33) and PC output sink current	ION		20	mA
Ports P0 to P3 (excluding P33), P40 and P41 total sink current	<sup>Σl</sup> ON1		75	mA
Ports P42, P43, P5, P6 and PC total sink current	<sup>Σl</sup> ON2		75	mA
Ports P0 to P3 (excluding P33), P40 and P41 total source current	-Σl <sub>OP1</sub>		25	mA
Ports P42, P43, P5, P6 and PC total source current	–Σl <sub>OP2</sub>		25	mA
Power dissipation (DIP42S)	P <sub>D1</sub>		600	mW
Power dissipation (QIP48E)	P <sub>D2</sub>	See note 3	430	mW
Operating temperature range	Topr		-30 to +70	°C
Storage temperature range	Tstg	77 888 98 77	-55 to +125	°C

### Notes

- 1. Open-drain output configuration option
- 2. All output configuration options
- 3. Heat-soak the QIP package before mounting. Do not immerse the package in the solder dip tank when mounting the QIP on the substrate, and avoid prolonged contact with the solder.

# Recommended Operating Conditions at $Ta = 25^{\circ}C_{*}V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	, <sup>™</sup> VĎD		5	V
Supply voltage range	√ √V <sub>DD</sub>		4.5 to 5.5	V
Hold-mode supply voltage range for data retention	V <sub>DD</sub>		1.8 to 5.5	V

# **Electrical Characteristics** at Ta = -30 to +70°C, $V_{DD} \neq 4.5$ to 5.5V, $V_{SS} = 0$ V, unless otherwise noted

Parameter	Symbol	Conditions		Ratings		Unit
Falameter	100	Conditions	min	typ	max	Offic
and the state of t		4MHz cerámic resonator		4.5	8.0	mA
Reset-mode supply current	ישמי 🦠	4MHz external clock		6.5	11.0	mA
	198	RC, oscillator		4	8	mA
		4MHz ceramic resonator		3.0	5.0	mA
Halt-mode supply current	IDDH7	4MHz external clock		3.5	6.0	mA
	1 1 1 2	RC oscillator		3.0	5.0	mA
Hold-mode supply current	lopho	V <sub>DD</sub> =1.8 to 5.5V		0.01	10.0	μΑ
Ports P2, P3 (excluding P33), P5 and P6, RES and OSC1 LOW-level input voltage	√V <sub>IL1</sub>	Output n-channel transistor OFF. See note 1.	V <sub>SS</sub>		0.25V <sub>DD</sub>	V
HOLD/P33 LOW-level input voltage	V <sub>IL2</sub>	V <sub>DD</sub> =1.8 to 5.5V	V <sub>SS</sub>		0.25V <sub>DD</sub>	V
Ports P0, P1, P4 PC, PD and PE, and TEST LOW-level input voltage	V <sub>IL3</sub>	Output n-channel transistor OFF. See note 1.	V <sub>SS</sub>		0.3V <sub>DD</sub>	V
Ports PE LOW-level input voltage	V <sub>IL4</sub>	Ternary input mode.	V <sub>SS</sub>		0.2V <sub>DD</sub>	V
Ports PE MID-level input voltage	V <sub>IM</sub>	Ternary input mode.	0.4V <sub>DD</sub>		0.6V <sub>DD</sub>	V
Ports P2 to P6 (excluding P33) HIGH-level input voltage	V <sub>IH1</sub>	Output n-channel transistor OFF. See note 2.	0.75V <sub>DD</sub>		13.5	V
HOLD/P33, RES and OSC1 HIGH-level input voltage	V <sub>IH2</sub>	Output n-channel transistor OFF	0.75V <sub>DD</sub>		V <sub>DD</sub>	V
Ports P0, P1, PC, PD and PE HIGH-level input voltage	V <sub>IH3</sub>	Output n-channel transistor OFF. See note 1.	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
Port PE HIGH-level input voltage	V <sub>IH4</sub>	Ternary input mode.	0.8V <sub>DD</sub>		V <sub>DD</sub>	V


Continued on next page.

## Continued from preceding page.

Conditions    O_L=1.6mA     O_L=10mA     O_H=-1mA. See note 3.     O_H=-0.1mA. See note 3.     O_D=4.5V,   O_H=-0.2mA. See note 4.     O_H=-0.13mA. See note 5.     O_H=-0.13mA. See note 6.     O_H=-0.13mA. See note 6.     O_H=-0.13mA. See note 7.     O_H=-0.13mA. See note 8.     O_H=-0.13mA. See note 9.     O_H=-0.13mA. See note 9.	Min  V <sub>DD</sub> -1*:0  V <sub>DB</sub> -9:5  2.4  V <sub>DD</sub> -1.35  1:0  0.25V <sub>DD</sub>	±50	max 0.4 1.5 VDD-1.5 4300 0.75VDD	Unit V V V V V V V V V V V V V V V V
V <sub>I</sub> =V <sub>SS</sub> , output n-channel transistor OFF. See note 2 V <sub>I</sub> =13.5V, output n-channel transistor OFF. See note 2	V <sub>D</sub> B-0.5 2.4 V <sub>DD</sub> -1.35 10 0.25V <sub>DD</sub>	±50	1.5 V <sub>DD</sub> -1.5 4300	V V V V V V V V V V V V V V V V V V V
V <sub>I</sub> =V <sub>SS</sub> , output n-channel transistor OFF. See note 2  V <sub>I</sub> =1.5.5V, output n-channel transistor OFF. See note 2	V <sub>D</sub> B-0.5 2.4 V <sub>DD</sub> -1.35 10 0.25V <sub>DD</sub>	±50	V <sub>DD</sub> -1/5, 43/00 0/5V <sub>DD</sub>	V V V V V V V V V V V V V V V V V V V
V <sub>I</sub> =V <sub>SS</sub> , output n-channel transistor OFF. See note 2 V <sub>I</sub> =1.5V, output n-channel transistor OFF. See note 2	V <sub>D</sub> B-0.5 2.4 V <sub>DD</sub> -1.35 10 0.25V <sub>DD</sub>	±50	±300 0.5V <sub>DD</sub>	V V V W V
V <sub>DD</sub> =4.5V, I <sub>OH</sub> =-0.2mA. See note 4. I <sub>OH</sub> =-0.13mA. See note 4. V <sub>I</sub> =1.0 to V <sub>DD</sub> -1.5V  V <sub>I</sub> =V <sub>SS</sub> , output n-channel transistor OFF. See note 2. V <sub>I</sub> =13.5V, output n-channel transistor OFF. See note 2.	2.4 //DD-1.35 1.0 0.25 //DD	±50	±300 0.5V <sub>DD</sub>	V V V mV V
V <sub>I</sub> =1.0 to V <sub>DD</sub> -1.5V  V <sub>I</sub> =V <sub>SS</sub> , output n-channel transistor OFF. See note 2  V <sub>I</sub> =13.5V, output n-channel transistor OFF. See note 2	V <sub>DD</sub> -1.35, 1.0 0.25V <sub>DD</sub>	±50	±300 0.5V <sub>DD</sub>	V V mV V
V <sub>I</sub> =1.0 to V <sub>DD</sub> -1.5V  V <sub>I</sub> =V <sub>SS</sub> , output n-channel transistor OFF. See note 2  V <sub>I</sub> =13.5V, output n-channel transistor OFF. See note 2	0.25Vpp	±50	±300 0.5V <sub>DD</sub>	V W
V <sub>I</sub> =V <sub>SS</sub> , output n-channel transistor OFF. See note 2 V <sub>I</sub> =13.5V, output n-channel transistor OFF. See note 2	0.25₩ <sub>DD</sub>	±50	±300 0.5V <sub>DD</sub>	mV V
V <sub>I</sub> =V <sub>SS</sub> , output n-channel transistor OFF. See note 2 V <sub>I</sub> =13.5V, output n-channel transistor OFF. See note 2	0.25V <sub>DD</sub>		0.5V <sub>DD</sub>	V
2 V <sub>I</sub> =13.5V, output n-channel transistor OFF: See note 2		01V <sub>DD</sub>	ji da	V
2 V <sub>I</sub> =13.5V, output n-channel transistor OFF: See note 2	0.5V <sub>DD</sub>	0:1V <sub>DD</sub>	0.75V <sub>DD</sub>	
2 V <sub>I</sub> =13.5V, output n-channel transistor OFF: See note 2	<i>A</i> /-1	0:1V <sub>DD</sub>		V
2 V <sub>I</sub> =13.5V, output n-channel transistor OFF: See note 2	1/1/	£		
note 2			i l	μA
V-V output n channel translater CEE See note	S. 18		5	μΑ
			1	μA
V <sub>I</sub> =V <sub>DD</sub> , output p-channel transistor OFF. See note 1			1	μΑ
V <sub>I</sub> =13.5V <sub>s</sub> See note 2.			5	μΑ
V <sub>I</sub> =V <sub>DD</sub> , See note 2.			1	μA
V≱VSS, VDD≠5.5V. <b>See no</b> te 4.	-1.6			mA
4MHz resonator		4		МН
4MHz resonator			10	ms
R=2.2kΩ±1%, C=100pF±5%	2	3	4	МН
		100		pF
		2.2		kΩ
- \4-F-	/j=V,SS, V <sub>DD</sub> =5.5V. See note 4.  MHz resonator  R=2.2kΩ±1%, C=100pF±5%	/j=V,SS, V <sub>DD</sub> =5.5V. See note 4. —1.6  MHz resonator  MHz resonator  R=2.2kΩ±1%, ©=100pF±5% 2	/ = V,S, V <sub>DD</sub> =5.5V. See note 41.6  MHz resonator  R=2.2kΩ±1%, C=100pF±5% 2 3  100 2.2	/j=V,SS, VDD=5.5V. See note 41.6  MHz resonator 4  MHz resonator 10  R=2.2kΩ±1%, C=100pF±5% 2 3 4  100

- 3. CMOS output configuration option
- 4. Pull-up output configuration option

# Timing Characteristics Serial input/output timing




Ta = -30 to +70 °C,  $V_{DD}$  = 4.5 to 5.5 V,  $V_{SS}$  = 0V

Parameter	Symbol	Conditions	3	Ratings		Unit
i arameter	Gyllibol	Cogulatins	nain.	typ	max	Offic
Instruction cycle time	tCYC		0.92		10	μs
SCK0 and SCK1 serial clock input cycle time	t <sub>CKCY</sub>		0.9			μs
SCK0 and SCK1 serial clock output cycle time	tOCY		2tCYC			μs
SCK0 and SCK1 serial clock input pulsewidth	<sup>t</sup> CKL		0.4			μs
SCK0 and SCK1 serial clock output pulsewidth	<sup>t</sup> CKH		tCYC			μs
SCK0 and SCK1 serial clock output rise time	<sup>t</sup> CKR	// *********************************			0.1	μs
SCK0 and SCK1 serial clock output fall time	<sup>t</sup> CKF	// A*** //			0.1	μs
SI0 and SI1 serial data setup time	t <sub>ICK</sub>		0.3			μs
SI0 and SI1 serial data hold time	t <sub>CKI</sub>		0.3			μs
SO0 and SO1 serial data output delay	t <sub>CKQ</sub>				0.3	μs

## Note


Each test input and output has an RC load as shown in the following figure.



Ta = -30 to	+70°°C V	$DD \neq 4.5$	5 to 5.5	V. Vcc	= 0V

Parameter	Cymphol	Conditions		Ratings		Unit
Faiametei	Symbol	Conditions	min	typ	max	Offic
OSC1 external clock input frequency	f <sub>ext</sub>		0.4		4.35	MHz
OSC1 external clock LOW-level input pulsewidth	f <sub>extL</sub>		70			ns
OSC1 external clock HIGH-level input pulsewidth	f <sub>extH</sub>		70			ns
OSC1 external clock input rise time	f <sub>extR</sub>				30	ns
OSC1 external clock input fall time	f <sub>ext</sub> F				30	ns


# Interrupt and reset timing



Ta = -30 to +70 °C,  $V_{DD}$  = 4.5 to 5.5 V,  $V_{SS}$  = 0V

Parameter	Symbol	Conditions Ratings min typ max	Unit
INT0 LOW-level pulsewidth	t <sub>IOL</sub>	210YC	μs
INT0 HIGH-level pulsewidth	t <sub>IOH</sub>	2t <sub>CYC</sub>	μs
INT1 and INT2 LOW-level pulsewidth	t <sub>l1L</sub>	2t <sub>CYC</sub>	μs
INT1 and INT2 HIGH-level pulsewidth	t <sub>I1H</sub>	2t <sub>C</sub> YC	μs
PIN1 LOW-level input pulsewidth	t <sub>PINL</sub>	. 2tgÝc	μs
PIN1 HIGH-level input pulsewidth	t <sub>PINH</sub>	2 <sup>t</sup> cyc	μs
RES LOW-level input pulsewidth	tRSL	3t <sub>CYC</sub>	μs
RES HIGH-level input pulsewidth	tRSH	3tcyc	μs

# **Comparator timing**



Ta = -30 to +70 °C,  $V_{DD} = 4.5$  to 5.5 V.  $V_{SS} = 0$ V

Parameter	Symbol	لمدر	Conditions		Ratings		Unit
raiametei	aya:ibbi	الله المواقع ا	Conditions	min	typ	max	Offic
Port PD comparator response time	t <sub>RS</sub>					30	μs

**Input and Output Functions**The LC66P308 has many multiplexed pins whose function is controlled by software. The function of each of these pins is shown in the following table.

Name	Function
D0/P00	j b
D1/P01	Ports P00 to P03 can be addressed as either a 4-bit port or four, single-bit ports. They function as data bus
D2/P02	lines when memory is addressed. They also have halt-mode control functions. Level after reset is set by
D3/P03	user option.
D4/P10	
D5/P11	
D6/P12	Ports P10 to P13 can be addressed as either a 4-bit port or four, single-bit ports. They function as data bus lines when memory is addressed. Level after reset is set by user option.
D7/P13	
A0/SI0/P20	
A1/S00/P21	Ports P20 to P23 can be addressed as either a 4-bit port or four, single-bit ports. They function as address bus inputs when memory is addressed. Port P20 also functions as a serial data input. P21 as a serial data
	output, P22 as a serial data clock and P23 as an interrupt request, pulsewidth measurement and event
A2/SCK0/P22	counter input using timer 0.
A3/INT0/P23	
A4/INT1/P30	Ports P30 to P32 can be addressed as either a 3-bit port, a 4-bit port with P33 or three, single-bit ports.  They function as address bus inputs when memory is addressed. Port P30 also functions as an interrupt
A5/POUT0/P31	request input, P31 as a square-wave output from times 0 and 📆 2 as a square-wave output from timer 1
A6/POUT1/P32	and a PWM output.
HOLD/P33	Port P33 can be addressed as either a 4-bit port with R30 to P32 or a single-bit port. It functions as the hold-mode control input when P33 is LOW and the HOLD instruction is executed. The CPU restarts when P33 goes HIGH again. Reset signals are ignored whenever HOLD/P33 is LOW, including when not in hold mode.
A7/P40	
A8/P41	Ports P40 to P43 can be addressed as either a 4-bit port, four, single-bit ports or an 8-bit port with P50 to
A9/P42	P53. They function as address bus inputs when memory is addressed.
A10/P43	
A11/P50	
A12/P51	Ports P50 to P53 can be addressed as either a 4-bit port, four, single-bit ports or an 8-bit port with P40 to
A13/P52	P43. Ports P50 to P52 function as address but inputs when memory is addressed. Port P53 also functions as an interrupt request input.
ĪNT2/P53	
SI1/P60	
SO1/P61	Ports P60 to P63 cambe addressed as either a 4-bit port or four, single-bit ports. Port P60 also functions
SCK1/P62	as a serial data input. P61 as a serial data output, P62 as a serial data clock and P63 as a data security control input and timer 1 event counter input.
DASEC/PIN1/P63	
PC2/VREF0	Ports PC2 and PC3 can be addressed as either a 2-bit port or two, single-bit ports. In addition, Port PC2
PC3/VREF1	also functions as the PD0 reference voltage input, and PC3 as the PD1 to PD3 reference voltage input.
PD0/CMP0	
PD1/CMP1	Ports PD0 to PD3 can be addressed as either a 4-bit port or four, single-bit ports. They also function as
PD2/CMP2	comparator inputs. In addition, port PD3 also functions as the memory program control input.
PD3/CMP3/BGM	
PE0/FRA/CE	Ports PE0 to PE1 can be addressed as either a 2-bit pert or two, single-bit ports. They function as chip
PET/JTRB/OE	enable and write enable, respectively, when memory is addressed. They also function as three-level inputs
OSC1	OSC1 and OSC2 function as the external ceramic resonator or RC oscillator oonnections. When an
OSC2	external clock is used, OSC2 is left open.
RES	When RES goes LOW while HOLD/P33 is HIGH, the CPU is reset.
VPP/TEST	CPU test input. Normally connected to ground.
	1

## **User Options**

### **Oscillator Options**

There are three user options for the oscillator-an external clock, an RC oscillator and a ceramic resonator. The internal circuits of OSC1 and OSC2 for the external clock, RC oscillator and ceramic resonator options are shown in figures 1, 2 and 3, respectively. Note the Schmitt-trigger inputs for both the external clock and RC oscillator options.




Figure 1. External clock option

Figure 2. RC oscillator option




Figure 3. Ceramic resonator option

## **Output Options**

There are two user options for the output configuration of each port-n-channel open drain and p-channel, active pull-up, shown in figures 4 and 5, respectively. Ports P2, P3, P5 and P6 have Schmitt-trigger inputs in both output configurations.




Figure 4. N-channel open-drain option

The p-channel pull-up option for ports P0, P1, P4 and P5 results in an n-channel sink transistor with a p-channel, active pull-up transistor configuration, and for ports P2, P3, P6 and PC, a CMOS configuration.




Figure 5. P-channel pull-up option

The h-channel open-drain outputs for ports P2 to P6 have a withstand voltage greater than 15 V.

## **Output Level After Reset Option**

The output level of ports P0 and P1 after a CPU reset is user selectable.

## **Watchdog Timer Option**

A watchdog timer is available to prevent program runaway.

## **PROM Specification**

## **Specifying Programs and Options**

The user-addressable memory is 0000H to 2007H. Addresses 0000H to 1FFFH are for user programs, and addresses 2000H to 2007H, for option specification.

Addresses 2008H and above can neither be programmed or read. The option specification is coded using the information shown in the following table.


2000H  D1 Port P0 level after reset  D2 Port P1 level after reset  D3 No function  D4 Oscillator  D5 to D7 No function  D6 Port P00 output configuration  D1 Port P01 output configuration  D2 Port P02 output configuration  D4 Port P10 output configuration  D5 Port P11 output configuration  D6 Port P12 output configuration  D7 Port P13 output configuration  D8 Port P20 output configuration  D9 Port P20 output configuration  D1 Port P13 output configuration  D7 Port P13 output configuration  D8 Port P20 output configuration  D9 Port P20 output configuration  D1 Port P20 output configuration  D1 Port P21 output configuration  D1 Port P21 output configuration  D1 Port P21 output configuration  D2 Port P22 output configuration  D3 Port P23 output configuration  D4 Port P23 output configuration  D4 Port P23 output configuration  D4 Port P30 output configuration	resonator
D1	IGH IGH IGH
D2	resonator
D3 No function   Set to 0	resonator
D3 No function  D4 Oscillator  D5 to D7 No function  D6 Port P00 output configuration  D1 Port P01 output configuration  D2 Port P02 output configuration  D3 Port P10 output configuration  D4 Port P10 output configuration  D5 Port P11 output configuration  D6 Port P12 output configuration  D7 Port P13 output configuration  D9 Port P20 output configuration  D1 Port P21 output configuration  D7 Port P21 output configuration  D8 Port P22 output configuration  D9 Port P23 output configuration  D1 Port P21 output configuration  D2 Port P22 output configuration  D3 Port P23 output configuration  D6 Port P23 output configuration  D7 Port P31 output configuration  D8 Port P32 output configuration  D9 Port P33 output configuration  D6 Port P32 output configuration  D7 No function  D8 Port P34 output configuration  D9 Port P40 output, configuration	ill-up
D5 to D7 No function  D6 to D7 No function  D0 Port P00 output configuration  D1 Port P01 output configuration  D2 Port P02 output configuration  D3 Port P03 output configuration  D4 Port P10 output configuration  D5 Port P11 output configuration  D6 Port P12 output configuration  D7 Port P13 output configuration  D8 Port P20 output configuration  D9 Port P20 output configuration  D1 Port P21 output configuration  D2 Port P22 output configuration  D3 Port P23 output configuration  D4 Port P23 output configuration  D6 Port P23 output configuration  D7 Port P23 output configuration  D8 Port P23 output configuration  D9 Port P24 Output configuration  D9 Port P25 Output configuration  D9 Port P26 Output configuration  D9 Port P27 Open-drain  CM  D9 Port P30 output configuration  D6 Port P31 output configuration  D7 No function  D8 Port P40 output, configuration  D9 Port P40 output, configuration  D9 Port P40 output, configuration	ill-up
2001H  D0 Port P00 output configuration D1 Port P01 output configuration D2 Port P02 output configuration D3 Port P03 output configuration D4 Port P10 output configuration D5 Port P11 output configuration D6 Port P12 output configuration D7 Port P13 output configuration D8 Port P20 output configuration D9 Port P20 output configuration D1 Port P21 output configuration D2 Port P22 output configuration D3 Port P23 output configuration D4 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 Port P31 output configuration D8 Port P32 output configuration D9 Port P30 output configuration D6 Port P32 output configuration D7 No function D7 No function D8 Port P40 output configuration D9 Port P40 output configuration D9 Port P40 output configuration	
D1 Port P01 output configuration D2 Port P02 output configuration D3 Port P03 output configuration D4 Port P10 output configuration D5 Port P11 output configuration D6 Port P12 output configuration D7 Port P13 output configuration D1 Port P20 output configuration D1 Port P21 output configuration D2 Port P22 output configuration D3 Port P23 output configuration D4 Port P30 output configuration D5 Port P30 output configuration D6 Port P30 output configuration D7 Port P30 output configuration D8 Port P30 output configuration D9 Port P30 output configuration D1 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 No function D8 Set to 0 D9 Port P40 output configuration	
2001H  D2 Port P02 output configuration  D3 Port P03 output configuration  D4 Port P10 output configuration  D5 Port P11 output configuration  D6 Port P12 output configuration  D7 Port P13 output configuration  D1 Port P20 output configuration  D1 Port P21 output configuration  D2 Port P22 output configuration  D3 Port P23 output configuration  D4 Port P30 output configuration  D5 Port P31 output configuration  D6 Port P32 output configuration  D7 No function  D8 Port P40 output configuration  Set to 0  D0 Port P40 output configuration	
2001H  D2 Port P02 output configuration  D3 Port P03 output configuration  D4 Port P10 output configuration  D5 Port P11 output configuration  D6 Port P12 output configuration  D7 Port P13 output configuration  D0 Port P20 output configuration  D1 Port P21 output configuration  D2 Port P22 output configuration  D3 Port P23 output configuration  D4 Port P30 output configuration  D5 Port P31 output configuration  D6 Port P32 output configuration  D7 No function  D8 Port P32 output configuration  D9 Port P40 output configuration  Set to 0	
2001H  D4 Port P10 output configuration D5 Port P11 output configuration D6 Port P12 output configuration D7 Port P13 output configuration D8 Port P20 output configuration D9 Port P20 output configuration D1 Port P21 output configuration D2 Port P22 output configuration D3 Port P23 output configuration D4 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 No function D8 Set to 0 D0 Port P40 output configuration	ll-up
D4 Port P10 output configuration D5 Port P11 output configuration D6 Port P12 output configuration D7 Port P13 output configuration D8 Port P20 output configuration D9 Port P20 output configuration D1 Port P21 output configuration D2 Port P22 output configuration D3 Port P23 output configuration D4 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 No function D8 Set to 0 D0 Port P40 output configuration	ll-up
D6 Port P12 output configuration D7 Port P13 output configuration D9 Port P20 output configuration D1 Port P21 output configuration D2 Port P22 output configuration D3 Port P23 output configuration D4 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 No function Set to 0 D0 Port P40 output configuration	III-up
D6 Port P12 output configuration D7 Port P13 output configuration D0 Port P20 output configuration D1 Port P21 output configuration D2 Port P22 output configuration D3 Port P23 output configuration D4 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 No function D8 Set to 0 D0 Port P40 output configuration	
D0 Port P20 output configuration D1 Port P21 output configuration D2 Port P22 output configuration D3 Port P23 output configuration D4 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 No function D8 Port P40 output configuration Set to 0	
2002H  D1 Port P21 output configuration D2 Port P22 output configuration D3 Port P23 output configuration D4 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 No function D8 Port P40 output configuration	
D2 Port P22 output configuration D3 Port P23 output configuration D4 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 No function Set to 0 D0 Port P40 output configuration	
2002H  D2 Port P22 output configuration  D3 Port P23 output configuration  D4 Port P30 output configuration  D5 Port P31 output configuration  D6 Port P32 output configuration  D7 No function  D0 Port P40 output configuration	100
D4 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 No function D0 Port P40 output configuration	1103
D4 Port P30 output configuration D5 Port P31 output configuration D6 Port P32 output configuration D7 No function D0 Port P40 output configuration	
D6 Port P32 output configuration D7 No function Set to 0 D0 Port P40 output configuration	
D7 No function Set to 0 D0 Port P40 output configuration	MOS
D0 Port P40 output configuration	
Coop drain Du	ıll-up
D2 Port P42 output configuration Pul	II-up
2003H D3 Port P43 output configuration	
D4 Port 550 output configuration	
D5 Port P51 output configuration Open-drain Pul	ıll-up
D6 Port P52 output configuration	II-up
D7 Port P53 output configuration	
D0 / / Port P60 output cenfiguration /	
D1 Port P61 output configuration Open-drain CM	MOS
2004H Port P62 output configuration Open-drain Civ	1103
D3 Port P63 output configuration	
D4 to D7. No function Set to 0	
2005H D0 to D7 No function Set to 0	
2006H D0 to D7 No function Set to 0	
D0, D1 No function Set to 0	
2007H Port C2 output configuration Open-drain CM	
D3 Port PC3 output configuration Open-drain	408
D4 to D7 No function Set to 0	MOS

The assembler execute command when specifying programs and options using a SANYO cross assembler is LC66S.EXE.

### **PROM Programming**

The PROM can be programmed using a special adapter board, W66EP308D/408D for the 42-pin DIP and

W66EP308Q/408Q for the 48-pin QIP as shown in the following figure, and a universal EPROM programmer.



Program the LC66P308 using the M mode of the PV command of the EVA800 or EVA850. The EPROM programmer should be Intel 27128 compatible with  $V_{PP}=21~V$ . The recommended programmers are shown in the following table. Please contact your nearest SANYO representative if you intend to use an alternative EPROM programmer.

A O RESENTANCE	3803. 786503 B J
Manufacturer	Model
ADVANTEST	TR4943, R4944A, R4945 or equivalent
SANYO	EVA850 or EVA800 special-purpose Programmers

### Notes


- 1. Intel is a registered trademark of Intel Corporation.
- 2. ADVANTEST is a registered trademark of ADVANTEST Corporation.

The EPROM programmer adapter incorporates a data security switch. When this switch is ON, data is secure, and when OFF, the data lines are floating and the PROM can be programmed. Note that when the data lines are floating, the EPROM programmer will return an error. This error can be ignored.

## **Application Notes Reset Timing**

The reset signal on  $\overline{RES}$  should be held LOW for a minimum of three instruction cycles after the oscillator has

stabilized to ensure correct operation, as shown in the following figure.




After a reset occurs, all I/O ports are reset to open-drain output configuration with floating outputs, except for ports P0 and P1 which both have an output level after reset option. The output configuration of each port is then set using the specified options during the eight instruction eyeles after RES goes HIGH. Program execution then begins from address 0000H.

The LC66E308/P308 can be reset while in hold mode (HOLD/P33 is LOW). When RES goes LOW in hold mode, HOLD/P33 must go HIGH before RES goes HIGH again.

### **Reference Clock**

The external circuit for a ceramic resonator is shown in figure 6, and the recommended resonator and component values, in the following table. The oscillator stabilization characteristics are shown in figure 7.



Ceramic resonator	Capacitance		
	C1	C2	
4 MHz Murata CSA-4:00MG	33 pF ±10%	33 pF ±10%	
4 MHz Kyocera KBR –4.0MS	33 pF ±10%	33 pF ±10%	
4 MHz Murata CST -4.00MG with internal capacitor	N/A	N/A	
4 MHz Kyocera KBR –4.OMES with internal capacitor	N/A	N/A	






Figure 7. Ceramic resonator stabilization time

The external circuit for an RC oscillator is shown in the following figure.




The external clock input connection is OSC1. The remaining oscillator connection, OSC2, should be left open as shown in the following figure.




### **Preparation Procedure**

The preparation procedures shown in the following figure for DIP and QIP packages should always be followed prior to mounting the packages on the substrate. Note that

The RC oscillator frequency is determined by the external resistor and capacitor and has only been specified for Rext =  $2.2~k\Omega$  and Cext = 100~pF. The frequency for other values of Rext and Cext can be determined from the graph in the following figure.





the QIP package should be heat-soaked for 24 hours at 125 °C immediately prior to mounting.



## Screening procedure

The construction of the microcontroller with a blank built-in PROM makes it impossible for SANYO to completely factory test it before shipping. To prove reliability of the programmed devices, the screening procedure shown in the following figure should always be followed.





Note that it is not possible to perform a write test on the blank PROM. 100% yield, therefore, cannot be guaranteed.

### **Ordering Information**

When ordering identical mask ROM and PROM devices simultaneously, provide an EPROM containing the target memory contents together with separate order forms for each of the mask ROM and PROM versions.

When ordering a PROM device, provide an EPROM containing the target memory contents together with an order form. When ordering either an LC66354A 4 Kbyte or LC66356A 6 Kbyte mask ROM device, insert a jump command, or any similar command, to avoid executing an address beyond the range of the target device. In addition, write a 0 into all locations above 2007H.

A comparison of the LC66P308 characteristics with those of the LC663XX mask ROM devices is shown in the following table.

					**************************************	·
Parameter	Symbol	Condition	LC66P308	LC6630X .	XX series LC66354A/6A/	Unit
		t <sub>CYC</sub> =0.92 to 10µs	4.5 to 5.5	series 4.0 to 6:0	8A / /	
Supply voltage range	V <sub>DD</sub>	t <sub>CYC</sub> =3.92 to 10µs	1/2		2.2 to 5.5	V
		t <sub>CYC</sub> =1.96 to 10µs	11 - 300	3. NEW 3	3,0 to 5.5	
		4MHz ceramic resonator	5.0	2.5	2.5	
Maximum halt-mode supply current	IDDHT	4MHz external clock	6.0	3.5	3.5	mA
		3MHz (typ) RC oscillators	5.0	2.5	_	
Hold-mode release hardware delay	N <sub>HOLD</sub>	11	65,536	65,536	16,384	Cycles
Hold-mode release time	<sup>t</sup> HOLD	fOSC=4MHz (tCYC=1µs)	≈ 64	≈,64	_	
		f <sub>OSC</sub> =2MHz (t <sub>CYC</sub> =2µs)	4 A	//-	≈ 32	ms
		f <sub>OSC</sub> =1MHz (t <sub>C</sub> Υ <sub>C</sub> =4μs)	- 3	-	≈ 64	
External RC oscillator capacitance	Cext	// Kanif	100	100	_	pF
External RC oscillator resistance	Rext	//	2.2	2.7	_	kΩ
Timer 0 contents after reset or hold-mode release			FFO	FFO	FFC	Hex
Port output configuration after reset			See note.	Specified by user option	Specified by user option	

### Note

Ports P2 to P6 and PC are open-drain and floating. Ports P0 and P1 have pull-up resistances and are HIGH or LOW.

A breakdown of the LC66 series devices, which includes the LC66308 and LC663XX devices, is shown in the following table.


	37 97	A. 1930A. 1950A		
Device	Pinş	ROM capacity	RAM capacity	Package type
LC66304A/306A/308A	42/48	4/6/8 Kbyte RQM	512 bytes	DIP42S or QIP48E
LC66354A/356A/358A	<sub>#</sub> 42/48	4/6/8 Kbyte ROM	512 bytes	DIP42S or QIP48E
LC6635S <sup>∇</sup> /356S <sup>∇</sup> /358S <sup>∇</sup>	44	4/6/8 Kbyte ROM	512 bytes	QIP44M
LC66 E308	42/48	8 Kbyte EPROM	512 bytes	DIC42S or QIC48
LC66 P308	42/48	8 Kbyte PROM	512 bytes	DIP42S or QIP48E
LC66404A/406A/408A	42/48	4/6/8 Kbyte ROM	512 bytes	DIP42S or QIP48E
LC66 E408	42/48	& Kbyte EPROM	512 bytes	DIC42S or QIC48
LC66 P408	42/48	8 Kbyte PROM	512 bytes	DIP42S or QIP48E
LC66506B/508B/512B/516B	64	6/8/12/16 Kbyte ROM	512 bytes	DIP64S or QIP64A
LC66556A/558A/562A/566A	64	6/8/12/16 Kbyte ROM	512 bytes	DIP64S or QIP64E
LC66E516	64,**	16 Kbyte EPROM	512 bytes	DIC64S or QIC64
LC66P516	64	16 Kbyte PROM	512 bytes	DIP64S or QIP64E
- C. SEEL TOO	200			

### Note

 $\nabla$  = under development

### **SANYO ROM Services**

SANYO offers various services at nominal charges. These include ROM writing, ROM reading, and package stamping and screening. Contact your local SANYO representative for further information.



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fall with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 2001. Specifications and information herein are subject to change without notice.