



## Four-Bit Single-Chip Microcontroller with 16 KB of On-Chip EPROM

Preliminary

### Overview

The LC66E5316 is an on-chip EPROM version of the LC6653XX Series CMOS 4-bit single-chip microcontrollers. The LC66E5316 provides the same functions as the LC665316A, and is pin compatible with that product. Since the LC66E5316 is provided in a window package, it can be reprogrammed repeatedly and is thus optimal for program development.


### Features and Functions

- On-chip EPROM capacity of 16 kilobytes, and an on-chip RAM capacity of  $512 \times 4$  bits.
- Fully supports the LC66000 Series common instruction set (128 instructions).
- I/O ports: 42 pins
- A sub-oscillator circuit can be used (option)  
This circuit allows power dissipation to be reduced by operating at lower speeds.
- 8-bit serial interface: two circuits (can be connected in cascade to form a 16-bit interface)
- Instruction cycle time: 0.95 to 10  $\mu$ s (at 4.5 to 5.5 V)
- Powerful timer functions and prescalers
  - Time limit timer, event counter, pulse width measurement, and square wave output using a 12-bit timer.
  - Time limit timer, event counter, PWM output, and square wave output using an 8-bit timer.
  - Time base function using a 12-bit prescaler.
- Powerful interrupt system with 8 interrupt factors and 8 interrupt vector locations.
  - External interrupts: 3 factors/3 vector locations
  - Internal interrupts: 5 factors/5 vector locations
- Flexible I/O functions
  - 16-value comparator inputs, 20-mA drive outputs, inverter circuits, pull-up and open-drain circuits selectable as options
- Optional runaway detection function (watchdog timer)
- 8-bit I/O functions
- Power saving functions using halt and hold modes.
- Packages: DIC52S (window), QFC48 (window)
- Evaluation LSIs: LC66599 (evaluation chip) + EVA800/850 - TB662YXX2

### Package Dimensions


unit: mm

**3225-DIC52S**



unit: mm

**3157-QFC48**




**SANYO Electric Co.,Ltd. Semiconductor Business Headquarters**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

**Series Organization**

Type No.	No. of pins	ROM capacity	RAM capacity	Package	Features
LC66304A/306A/308A	42	4 K/6 K/8 KB	512 W	DIP42S QFP48E	Normal versions 4.0 to 6.0 V/0.92 µs
LC66404A/406A/408A	42	4 K/6 K/8 KB	512 W	DIP42S QFP48E	
LC66506B/508B/512B/516B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S QFP64A	Low-voltage versions 2.2 to 5.5 V/3.92 µs
LC66354A/356A/358A	42	4 K/6 K/8 KB	512 W	DIP42S QFP48E	
LC66354S/356S/358S	42	4 K/6 K/8 KB	512 W	QFP44M	Low-voltage high-speed versions 3.0 to 5.5 V/0.92 µs
LC66556A/558A/562A/566A	64	6 K/8 K/12 K/16 KB	512 W	DIP64S QFP64E	
LC66354B/356B/358B	42	4 K/6 K/8 KB	512 W	DIP42S QFP48E	Low-voltage high-speed versions 3.0 to 5.5 V/0.92 µs
LC66556B/558B/562B/566B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S QFP64E	
LC66354C/356C/358C	42	4 K/6 K/8 KB	512 W	DIP42S QFP48E	2.5 to 5.5 V/0.92 µs
LC662104A/06A/08A	30	4 K/6 K/8 KB	384 W	DIP30SD MFP30S	On-chip DTMF generator versions 3.0 to 5.5 V/0.95 µs
LC662304A/06A/08A/12A/16A	42	4 K/6 K/8 K/12 K/16 KB	512 W	DIP42S QFP48E	
LC662508A/12A/16A	64	8 K/12 K/16 KB	512 W	DIP64S QFP64E	Dual oscillator support 3.0 to 5.5 V/0.95 µs
LC665304A/06A/08A/12A/16A	48	4 K/6 K/8 K/12 K/16 KB	512 W	DIP48S QFP48E	
LC66E308	42	EPROM 8 KB	512 W	DIC42S QFC48 with window	Window and OTP evaluation versions 4.5 to 5.5 V/0.92 µs
LC66P308	42	OTPROM 8 KB	512 W	DIP42S QFP48E	
LC66E408	42	EPROM 8 KB	512 W	DIC42S QFC48 with window	
LC66P408	42	OTPROM 8 KB	512 W	DIP42S QFP48E	
LC66E516	64	EPROM 16 KB	512 W	DIC64S QFC64 with window	Window and OTP evaluation versions 4.5 to 5.5 V/0.92 µs
LC66P516	64	OTPROM 16 KB	512 W	DIP64S QFP64E	
LC66E2108*	30	EPROM 8 KB	384 W		Window evaluation versions 4.5 to 5.5 V/0.92 µs
LC66E2316	42	EPROM 16 KB	512 W	DIC42S QFC48 with window	
LC66E2516	64	EPROM 16 KB	512 W	DIC64S QFC64 with window	
LC66E5316	52/48	EPROM 16 KB	512 W	DIC52S QFC48 with window	OTP 4.0 to 5.5 V/0.95 µs
LC66P2108*	30	OTPROM 8 KB	384 W	DIP30SD MFP30S	
LC66P2316*	42	OTPROM 16 KB	512 W	DIP42S QFP48E	
LC66P2516	64	OTPROM 16 KB	512 W	DIP64S QFP64E	
LC66P5316	48	OTPROM 16 KB	512 W	DIP48S QFP48E	

Note: \* Under development


**Pin Assignments**

## Usage Notes

The LC66E5316 was created for program development, product evaluation, and prototype development for products based on the LC6653XX Series microcontrollers. Keep the following points in mind when using this product.

### 1. After a reset

The **RES** pin must be held low for an additional 3 instruction cycles after the oscillator stabilization period has elapsed. Also, the port output circuit types are set up during the 9 instruction cycles immediately after **RES** is set high. Only then is the program counter set to 0 and program execution started from that location. (The port output circuits all revert to the open-drain type during periods when **RES** is low.)



### 2. Notes on LC6653XX evaluation

The high end of the EPROM area (locations 3FF0H to 3FFFH) are the option specification area. Option specification data must be programmed for and loaded into this area. The Sanyo specified cross assembler for this product is the program LC66S.EXE. Also, insert JMP instructions so that user programs do not attempt to execute addresses that exceed the capacity of the mask ROM, and write zeros (00H) to areas (other than 3FF0H to 3FFFH) that exceed the actual capacity of the mask ROM.


### 3. Always apply an opaque seal to the window on the LC66E5316 package when actually using the device.

## Main differences between the LC66E5316, LC66P5316, and LC6653XX Series

Item	LC6653XX Series (mask version)	LC66E5316	LC66P5316
Differences in the main characteristics			
• Operating temperature range	-30 to +70°C	+10 to +40°C	-30 to +70°C
• Operating supply voltage/operating frequency (cycle time)	3.0 to 5.5 V/0.95 to 10 µs (When the main oscillator is operating) 3.0 to 5.5 V/25 to 127 µs, (When the sub-oscillator is operating)	4.5 to 5.5 V/0.95 to 10 µs (When the main oscillator is operating) 4.5 to 5.5 V/25 to 127 µs (When the sub-oscillator is operating)	4.0 to 5.5 V/0.95 to 10 µs (When the main oscillator is operating) 4.0 to 5.5 V/25 to 127 µs (When the sub-oscillator is operating)
• Input high-level current (RES)	Maximum: 1 µA	Typical: 10 µA (normal operation and halt mode) Hold mode: 1 µA maximum	Typical: 10 µA (normal operation and halt mode) Hold mode: 1 µA maximum
• Input low-level current (RES)	Maximum: 1 µA	Typical: 100 µA	Typical: 100 µA
• Current drain (Operating at 4 MHz) (Operating at 32 kHz) (Halt mode at 4 MHz) (Halt mode at 32 kHz) (Hold mode)	Typical: 10 nA, maximum: 10 µA	Larger than that for the mask versions Typical: 10 nA, maximum: 10 µA*	Larger than that for the mask versions Typical: 10 nA, maximum: 10 µA*
Port output types at reset	The output type specified in the options	Open-drain outputs	Open-drain outputs
Package	• DIP48S • QFP48E	• DIP48S • QFC48 window package	• DIP48S • QFP48E

Note: \* Although the microcontroller will remain in hold mode if the **RES** pin is set low while it is in hold mode, always use the reset start sequence (after switching HOLD from low to high, switch **RES** from low to high) when clearing hold mode. Also a current of about 100 µA flows from the **RES** pin when it is low. This increases the hold mode current drain by about 100 µA.

See the data sheets for the individual products for details on other differences.

**System Block Diagram****Pin Function Overview**

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P00/D0 P01/D1 P02/D2 P03/D3	I/O	I/O ports P00 to P03 <ul style="list-style-type: none"> <li>Input or output in 4-bit or 1-bit units.</li> <li>P00 to P03 support the halt mode control function (This function can be specified in bit units.)</li> <li>Used as data pins in EPROM mode</li> </ul>	<ul style="list-style-type: none"> <li>Pch: Pull-up MOS type</li> <li>Nch: Intermediate sink current type</li> </ul>	<ul style="list-style-type: none"> <li>Pull-up MOS or Nch OD output</li> <li>Output level on reset</li> </ul>	High or low (option)	Hold mode: Output off Halt mode: Output retained
P10/D4 P11/D5 P12/D6 P13/D7	I/O	I/O ports P10 to P13 <ul style="list-style-type: none"> <li>Input or output in 4-bit or 1-bit units.</li> <li>Used as data pins in EPROM mode</li> </ul>	<ul style="list-style-type: none"> <li>Pch: Pull-up MOS type</li> <li>Nch: Intermediate sink current type</li> </ul>	<ul style="list-style-type: none"> <li>Pull-up MOS or Nch OD output</li> <li>Output level on reset</li> </ul>	High or low (option)	Hold mode: Output off Halt mode: Output retained
P20/SI0/A0 P21/SO0/A1 P22/SCK0/A2 P23/INT0/A3	I/O	I/O ports P20 to P23 <ul style="list-style-type: none"> <li>Input or output in 4-bit or 1-bit units</li> <li>P20 is also used as the serial input SI0 pin.</li> <li>P21 is also used as the serial output SO0 pin.</li> <li>P22 is also used as the serial clock SCK0 pin.</li> <li>P23 is also used as the INT0 interrupt request pin, and also as the timer 0 event counting and pulse width measurement input.</li> <li>Used as address pins in EPROM mode</li> </ul>	<ul style="list-style-type: none"> <li>Pch: CMOS type</li> <li>Nch: Intermediate sink current type</li> </ul>	CMOS or Nch OD output	H	Hold mode: Output off Hold mode: Output off

Continued on next page.

Continued from preceding page.

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P30/ <u>INT1</u> /A4 P31/POUT0/ A5 P32/POUT1/ A6	I/O	I/O ports P30 to P32 <ul style="list-style-type: none"> <li>• Input or output in 3-bit or 1-bit units</li> <li>• P30 is also used as the INT1 interrupt request.</li> <li>• P31 is also used for the square wave output from timer 0.</li> <li>• P32 is also used for the square wave and PWM output from timer 1.</li> <li>• P31 and P32 also support 3-state outputs.</li> <li>• Used as address pins in EPROM mode</li> </ul>	<ul style="list-style-type: none"> <li>• Pch: CMOS type</li> <li>• Nch: Intermediate sink current type</li> </ul>	CMOS or Nch OD output	H	Hold mode: Output off  Halt mode: Output retained
P33/HOLD	I	Hold mode control input <ul style="list-style-type: none"> <li>• Hold mode is set up by the HOLD instruction when HOLD is low.</li> <li>• In hold mode, the CPU is restarted by setting HOLD to the high level.</li> <li>• This pin can be used as input port P33 along with P30 to P32.</li> <li>• When the P33/HOLD pin is at the low level, the CPU will not be reset by a low level on the RES pin. Therefore, applications must not set P33/HOLD low when power is first applied.</li> </ul>				
P40/INV0I/ A7 P41/INV0O/ A8 P42/INV1I/ A9 P43/INV1O/ A10	I/O	I/O ports P40 to P43 <ul style="list-style-type: none"> <li>• Input or output in 4-bit or 1-bit units</li> <li>• Input or output in 8-bit units when used in conjunction with P50 to P53.</li> <li>• Can be used for output of 8-bit ROM data when used in conjunction with P50 to P53.</li> <li>• Dedicated inverter circuit (option)</li> <li>• Used as address pins in EPROM mode</li> </ul>	<ul style="list-style-type: none"> <li>• Pch: Pull-up MOS type</li> <li>• CMOS type when the inverter circuit option is selected</li> <li>• Nch: Intermediate sink current type</li> </ul>	<ul style="list-style-type: none"> <li>• Pull-up MOS or Nch OD output</li> <li>• Output level on reset</li> <li>• Inverter circuit</li> </ul>	High or low (option)  Inverter I/O is set to the output off state.	Hold mode: Port output off, inverter output off  Halt mode: Port output retained, inverter output continues
P50/A11 P51/A12 P52/A13 P53/ <u>INT2</u> /TA	I/O	I/O ports P50 to P53 <ul style="list-style-type: none"> <li>• Input or output in 4-bit or 1-bit units</li> <li>• Input or output in 8-bit units when used in conjunction with P40 to P43.</li> <li>• Can be used for output of 8-bit ROM data when used in conjunction with P40 to P43.</li> <li>• P53 is also used as the INT2 interrupt request.</li> <li>• Used as address pins in EPROM mode</li> </ul>	<ul style="list-style-type: none"> <li>• Pch: Pull-up MOS type</li> <li>• Nch: Intermediate sink current type</li> </ul>	<ul style="list-style-type: none"> <li>• Pull-up MOS or Nch OD output</li> <li>• Output level on reset</li> </ul>	High or low (option)	Hold mode: Output off  Halt mode: Output retained
P60/SI1 P61/SO1 P62/SCK1 P63/PIN1	I/O	I/O ports P60 to P63 <ul style="list-style-type: none"> <li>• Input or output in 4-bit or 1-bit units</li> <li>• P60 is also used as the serial input SI1 pin.</li> <li>• P61 is also used as the serial output SO1 pin.</li> <li>• P62 is also used as the serial clock SCK1 pin.</li> <li>• P63 is also used for the event count input to timer 1.</li> </ul>	<ul style="list-style-type: none"> <li>• Pch: CMOS type</li> <li>• Nch: Intermediate sink current type</li> </ul>	CMOS or Nch OD output	H	Hold mode: Output off  Halt mode: Output retained

Continued on next page.

## LC66E5316

Continued from preceding page.

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P80/DS0 P81/DS1 P82 P83	O	Dedicated output ports P80 to P83 <ul style="list-style-type: none"> <li>• Output in 4-bit or 1-bit units</li> <li>• The contents of the output latch are input using input instructions.</li> <li>• P80 is a data shaper input (options)</li> <li>• P81 is a data shaper output (options)</li> </ul>	• Pch: CMOS type • Nch: Intermediate sink current type	• CMOS or Pch OD output • Output level at reset • Data shaper circuit	High or low (option)	Hold mode: Output off  Halt mode: Output retained
PC0 PC1 PC2/INV2I/ CE PC3/INV2O/ DASEC	I/O	I/O ports PC0 to PC3 <ul style="list-style-type: none"> <li>• Output in 4-bit or 1-bit units</li> <li>• Dedicated inverter circuits (option)</li> <li>• Used as the control CE and DASEC pin in EPROM mode.</li> </ul>	• Pch: CMOS type • Nch: Intermediate sink current type	• CMOS or Nch OD output • Inverter circuits	H	Hold mode: Output off  Halt mode: Output retained
PD0/AN1/ INV3I PD1/AN2/ INV3O PD2/AN3/ INV4I PD3/AN4/ INV4O	I	Dedicated input ports PD0 to PD3 <ul style="list-style-type: none"> <li>• Can be switched in software to function as 16-value analog inputs.</li> <li>• Dedicated inverter circuits (option)</li> </ul>	• Only when the inverter circuit option is selected: • Pch: CMOS type • Nch: Intermediate sink current type	Inverter circuits	Normal input	Inverter • Hold mode: Output off • Halt mode: Output continues
PE0/XT1 PE1/XT2	I	Dedicated input ports and sub-oscillator connections		Sub-oscillator/port PE selection	Option selection	
OSC1	I	System clock oscillator connections		Ceramic oscillator or external clock selection	Option selection	Hold OSC stop
OSC2	O	When an external clock is used, leave OSC2 open and connect the clock signal to OSC1.				Halt OSC cont
<u>RES/V<sub>PP</sub>/ OE</u>	I	System reset input <ul style="list-style-type: none"> <li>• When the P33/HOLD pin is at the high level, a low level input to the RES pin will initialize the CPU.</li> <li>• Used as the V<sub>PP</sub>/OE pin in EPROM mode.</li> </ul>				
TEST/ EPMOD	I	CPU test pin This pin must be connected to V <sub>SS</sub> during normal operation.				
V <sub>DD</sub> V <sub>SS</sub>		Power supply pins				

Note: Pull-up MOS type: The output circuit includes a MOS transistor that pulls the pin up to V<sub>DD</sub>.

CMOS output: Complementary output.

OD output: Open-drain output.

Continued on next page.

## User Options


### 1. Port 0, 1, 4, 5, and 8 output level at reset option

The output levels at reset for I/O ports 0, 1, 4, 5, and 8, in independent 4-bit groups, can be selected from the following two options.

Option	Conditions and notes
1. Output high at reset	The four bits of ports 0, 1, 4, 5, or 8 are set in a group
2. Output low at reset	The four bits of ports 0, 1, 4, 5, or 8 are set in a group



### 2. Oscillator circuit options

- Main clock

Option	Circuit	Conditions and notes
1. External clock		The input has Schmitt characteristics
2. Ceramic oscillator		

Note: There is no RC oscillator option.

- Sub-clock



Option	Circuit	Conditions and notes
1. Ports PE0 and PE1		
2 Sub-oscillator (crystal oscillator)		

### 3. Watchdog timer option

A runaway detection function (watchdog timer) can be selected as an option.

### 4. Port output type options

- The output type of each bit (pin) in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, and PC can be selected individually from the following two options.

Option	Circuit	Conditions and notes
1. Open-drain output		The port P2, P3, P5, and P6 inputs have Schmitt characteristics.
2. Output with built-in pull-up resistor		The port P2, P3, P5, and P6 inputs have Schmitt characteristics. The CMOS outputs (ports P2, P3, P6, and PC) and the pull-up MOS outputs (P0, P1, P4, and P5) are distinguished by the drive capacity of the p-channel transistor.

- One of the following two options can be selected for P8, in bit units.

Option	Circuit	Conditions and notes
1. Open-drain output		
2. Output with built-in pull-down resistor (CMOS output)		




##### 5. Inverter array circuit option

One of the following options can be selected for each of the following port sets: P40/P41, P42/P43, PC2/PC3, PD0/PD1, and PD2/PD3. (PDs do not use option 1 because they are dedicated to inputs.)

Option	Circuit	Conditions and notes
1. Normal port I/O circuit		When the open-drain output type is selected
		When the built-in pull-up resistor output type is selected. The CMOS outputs (PC) and the pull-up MOS outputs (P4) are distinguished by the drive capacity of the p-channel transistor.
2. Inverter I/O circuit		If this option is selected, the I/O circuit is disabled by the DSB signal. Also note that the open-drain port output type option and the high level at reset option must be selected.

## 6. Buffer array circuit option

In addition to normal port output, one of the following two options may also be selected for P80 and P81.

Option	Circuit	Conditions and notes
1. Normal port output		When the open-drain output type is selected
2. Buffer input (P80) and buffer output (P81) circuits		If this option is selected, the I/O circuit is disabled by the DSB signal. Also note that the open-drain port output type option and the low level at reset option must be selected.
3. Buffer input (P80) and buffer output (P81) circuits with built-in zero-cross detection circuits		If this option is selected, the I/O circuit is disabled by the DSB signal. Also note that the open-drain port output type option and the low level at reset option must be selected.

## LC665316 Series Option Data Area and Definitions

ROM area	Bit	Option specified		Option/data relationship	
3FF0H	7	P5	Output level at reset	0 = high level, 1 = low level	
	6	P4			
	5	Sub-oscillator option		0 = port PE, 1 = crystal oscillator	
	4	Oscillator option		0 = external clock, 1 = ceramic oscillator	
	3	P8	Output level at reset	0 = low level, 1 = high level	
	2	P1			
	1	P0			
	0	Watchdog timer option		0 = none, 1 = yes (present)	
3FF1H	7	P13	Output type	0 = OD, 1 = PU	
	6	P12			
	5	P11			
	4	P10			
	3	P03	Output type	0 = OD, 1 = PU	
	2	P02			
	1	P01			
	0	P00			
3FF2H	7	Unused		This bit must be set to 0.	
	6	P32	Output type		
	5	P31			
	4	P30			
	3	P23	Output type		
	2	P22			
	1	P21			
	0	P20			
3FF3H	7	P53	Output type	0 = OD, 1 = PU	
	6	P52			
	5	P51			
	4	P50			
	3	P43	Output type	0 = OD, 1 = PU	
	2	P42			
	1	P41			
	0	P40			
3FF4H	7	Unused		This bit must be set to 0.	
	6				
	5				
	4				
	3	P63	Output type	0 = OD, 1 = PU	
	2	P62			
	1	P61			
	0	P60			
3FF5H	7	Unused		This bit must be set to 0.	
	6				
	5				
	4				
	3	P83	Output type	0 = OD, 1 = PD	
	2	P82			
	1	P81			
	0	P80			
3FF6H	7	Unused		This bit must be set to 0.	
	6				
	5				
	4				
	3	Unused		This bit must be set to 0.	
	2				
	1				
	0				

Continued on next page.

Continued from preceding page.

ROM area	Bit	Option specified	Option/data relationship	
3FF7H	7	Unused	This bit must be set to 0.	
	6			
	5			
	4			
	3	PC3		
	2	PC2		
	1	PC1		
	0	PC0		
3FF8H	7	Unused	This bit must be set to 1.	
	6	Buffer output	0 = used, 1 = none	
	5	Buffer output with zero-cross bias input	0 = used, 1 = none	
	4	PD3	Inverter output 0 = inverter output, 1 = none	
	3	PD1		
	2	PC3		
	1	P43		
	0	P41		
3FF9H	7	Unused	This bit must be set to 0.	
	6			
	5			
	4			
	3	Unused		
	2			
	1			
	0			
3FFAH	7	Unused	This bit must be set to 0.	
	6			
	5			
	4			
	3	Unused		
	2			
	1			
	0			
3FFBH	7	Unused	This bit must be set to 0.	
	6			
	5			
	4			
	3	Unused		
	2			
	1			
	0			
3FFCH	7	Unused	This bit must be set to 0.	
	6			
	5			
	4			
	3	Unused		
	2			
	1			
	0			
3FFDH	7	Unused	This bit must be set to 0.	
	6			
	5			
	4	Reserved. Must be set to predefined data values.		
	3			
	2			
	1			
	0			

Continued on next page.

No. 5488-12/27

Continued from preceding page.

ROM area	Bit	Option specified	Option/data relationship
3FFEH	7	Reserved. Must be set to predefined data values.	This data is generated by the assembler. If the assembler is not used, set this data to '00'.
	6		
	5		
	4		
	3		
	2		
	1		
	0		
3FFFH	7	Reserved. Must be set to predefined data values.	This data is generated by the assembler. If the assembler is not used, set this data to '00'.
	6		
	5		
	4		
	3		
	2		
	1		
	0		

## Usage Notes

### 1. Option specification

When using a Sanyo cross assembler with the LC66E5316, use the version called "LC66S.EXE" and specify the actual microcontroller to be evaluated with the CPU pseudo instruction in the source file. The port options must be specified in the source file. The cross assembler will create an option code list in the option specification area (locations 3FF0H to 3FFFH). It is also possible to directly set up data in the option specification area. If this is done, the options must be specified according to the option code creation table shown on the following page.

### 2. Writing the EPROM

Use a special-purpose writing conversion board (the W66EP5316D for the DIP package, and the W66EP5316Q for the QFP package) to allow the EPROM programmers listed below to be used when writing the data created by the cross assembler to the LC66E5316.

- The EPROM programmers listed below can be used.

Manufacturer	Models that can be used
Advantest	R4945, R4944A, R4943, or equivalent products
Ando	AF9704
AVAL	—
Minato Electronics	MODEL 1890A

- The "27512 (V<sub>PP</sub> 12.5 V) Intel high-speed write" technique must be used to write the EPROM. Set the address range to location 0 to 3FFFH. The DASEC jumper must be off.

### 3. Using the data security function

The data security function sets up the microcontroller in advance so that data that was written to the microcontroller EPROM cannot be read out.

Use the following procedure to enable the LC66E5316 data security function.


- Set the write conversion board DASEC jumper to the on position.
- Write the data to the EPROM once again.

At this time, since this function will operate, the EPROM programmer will issue an error. However, this error does not indicate that there was a problem in either the programmer or the LSI.

- Notes:
- If the data at all addresses was "FF" at step 2, the data security function will not be activated.
  - The data security function will not be activated at step 2 if the "blank → program → verify" operation sequence is used.
  - Always return the jumper to the off position after the data security function has been activated.

#### 4. Erase procedure

Use a general-purpose EPROM eraser to erase data written to the EPROM.



## Specifications

**Absolute Maximum Ratings at  $T_a = 25^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$**

Parameter	Symbol	Conditions	Ratings	Unit	Note
Maximum supply voltage	$V_{DD}$ max	$V_{DD}$	-0.3 to +7.0	V	
Input voltage	$V_{IN1}$	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +7.0	V	1
	$V_{IN2}$	All other inputs	-0.3 to $V_{DD} + 0.3$	V	2
Output voltage	$V_{OUT1}$	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +7.0	V	1
	$V_{OUT2}$	All other inputs	-0.3 to $V_{DD} + 0.3$	V	2
Output current per pin	$I_{ON1}$	P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, P8, PC, PD1, PD3	20	mA	3
	$-I_{OP1}$	P0, P1, P4, P5	2	mA	4
	$-I_{OP2}$	P2, P3 (except for the P33/HOLD pin), P6, P8, and PC	4	mA	4
	$-I_{OP3}$	P41, P43, PC3, PD1, PD3, P81	10	mA	4
Total pin current	$\sum I_{ON1}$	P4, P5, P6, P8, PC	75	mA	3
	$\sum I_{ON2}$	P0, P1, P2, P3 (except for the P33/HOLD pin), PD1, PD3	75	mA	3
	$\sum I_{OP1}$	P4, P5, P6, P8, PC	25	mA	4
	$\sum I_{OP2}$	P0, P1, P2, P3 (except for the P33/HOLD pin), PD1, PD3	25	mA	4
Allowable power dissipation	$P_d$ max	$T_a = -30$ to $+70^\circ\text{C}$ : DIC42S (QFC48)	600 (430)	mW	
Operating temperature	$T_{opr}$		+10 to +40	°C	
Storage temperature	$T_{stg}$		-55 to +125	°C	

- Note:
1. Applies to pins with open-drain output specifications. For pins with other than open-drain output specifications, the ratings in the pin column for that pin apply.
  2. For the oscillator input and output pins, levels up to the free-running oscillation level are allowed.
  3. Sink current (Applies to P8 and PD when either the CMOS output specifications or the inverter array specifications have been selected.)
  4. Source current (Applies to all pins except P8 and PD for which the pull-up output specifications, the CMOS output specifications, or the inverter array specifications have been selected. Applies to PD pins for which the inverter array specifications have been selected.) Contact your Sanyo representative for the electrical characteristics when the inverter array or buffer array options are specified

**Allowable Operating Ranges at  $T_a = +10$  to  $+40^\circ\text{C}$ ,  $V_{SS} = 0 \text{ V}$ ,  $V_{DD} = 4.5$  to  $5.5 \text{ V}$ , unless otherwise specified.**

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Operating supply voltage	$V_{DD}$	$V_{DD}$	4.5		5.5	V	
Memory retention supply voltage	$V_{DDH}$	$V_{DD}$ : During hold mode	1.8		5.5	V	
Input high-level voltage	$V_{IH1}$	P2, P3 (except for the P33/HOLD pin), P61, and P63: N-channel output transistor off	0.8 $V_{DD}$		+7.0	V	1
	$V_{IH2}$	P33/HOLD, RES, OSC1: N-channel output transistor off	0.8 $V_{DD}$		$V_{DD}$	V	
	$V_{IH3}$	P0, P1, P4, P5, PC, PD, PE: N-channel output transistor off	0.8 $V_{DD}$		$V_{DD}$	V	2
Input low-level voltage	$V_{IL1}$	P2, P3 (except for the P33/HOLD pin), P6, RES, and OSC1: N-channel output transistor off	$V_{SS}$		0.2 $V_{DD}$	V	
	$V_{IL2}$	P33/HOLD: $V_{DD} = 1.8$ to $5.5 \text{ V}$	$V_{SS}$		0.2 $V_{DD}$	V	
	$V_{IL3}$	P0, P1, P4, P5, PC, PD, PE, TEST: N-channel output transistor off	$V_{SS}$		0.2 $V_{DD}$	V	2
Operating frequency (instruction cycle time)	$f_{op}$ (Tcyc)	When the main oscillator is operating	0.4 (10)		4.2 (0.95)	MHz ( $\mu\text{s}$ )	
		When the sub-oscillator is operating	30 (133.2)	32,768 (122)	100 (40)	kHz ( $\mu\text{s}$ )	
[External clock input conditions]							
Frequency	$f_{ext}$	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	0.4		4.20	MHz	
Pulse width	$t_{extH}, t_{extL}$	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	100			ns	
Rise and fall times	$t_{extR}, t_{extF}$	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)			30	ns	

Note: 1. Applies to pins with open-drain specifications. However,  $V_{IH2}$  applies to the P33/HOLD pin.  
When ports P2, P3, and P6 have CMOS output specifications, they cannot be used as input pins.  
2. PC port pins with CMOS output specifications cannot be used as input pins.  
Contact your Sanyo representative for the allowable operating ranges for P4, PC, and PD when the inverter array is used, and for P8 when the buffer array is used.  
3. Applies to pins with open-drain specifications. However,  $V_{IL2}$  applies to the P33/HOLD pin.  
P2, P3, and P6 port pins with CMOS output specifications cannot be used as input pins.

# LC66E5316

**Electrical Characteristics at  $T_a = +10$  to  $+40^\circ\text{C}$ ,  $V_{SS} = 0 \text{ V}$ ,  $V_{DD} = 4.5$  to  $5.5 \text{ V}$  unless otherwise specified.**

Parameter	Symbol	Conditions	min	typ	max	Unit	Note	
Input high-level current	$I_{IH1}$	P2, P3 (except for the P33/HOLD pin), P61, and P63: $V_{IN} = +10.0 \text{ V}$ , with the output Nch transistor off			5.0	$\mu\text{A}$	1	
	$I_{IH2}$	P0, P1, P4, P5, P6, PC, OSC1, and P33/HOLD (Does not apply to PD, PE, PC2, and PC3): $V_{IN} = V_{DD}$ , with the output Nch transistor off			1.0	$\mu\text{A}$	1	
	$I_{IH3}$	PD, PC2, PC3, PE0 (When used as a port; does not apply when the sub-oscillator option is selected.): $V_{IN} = V_{DD}$ , with the output Nch transistor off			1.0	$\mu\text{A}$	1	
	$I_{IH4}$	RES: $V_{IN} = V_{DD}$ , operating, halt mode		10		$\mu\text{A}$	1	
	$I_{IH5}$	RES: $V_{IN} = V_{DD}$ , hold mode			1.0	$\mu\text{A}$	1	
	$I_{IH6}$	PE1 (When used as a port; does not apply when the sub-oscillator option is selected.) $V_{IN} = V_{DD}$			1.0	$\mu\text{A}$	1	
Input low-level current	$I_{IL1}$	Input ports other than PD, PE, PC2, and PC3: $V_{IN} = V_{SS}$ , with the output Nch transistor off	-1.0			$\mu\text{A}$	2	
	$I_{IL2}$	PD, PC2, PC3, PE0 (When used as a port; does not apply when the sub-oscillator option is selected.): $V_{IN} = V_{SS}$ , with the output Nch transistor off	-1.0			$\mu\text{A}$	2	
	$I_{IL3}$	RES: $V_{IN} = V_{SS}$		100		$\mu\text{A}$	1	
	$I_{IL4}$	PE1 (When used as a port; does not apply when the sub-oscillator option is selected.): $V_{IN} = V_{SS}$		20		$\mu\text{A}$	1	
Output high-level voltage	$V_{OH1}$	P2, P3 (except for the P33/HOLD pin), P6, P8, and PC: $I_{OH} = -1 \text{ mA}$	$V_{DD} - 1.0$			V	3	
		P2, P3 (except for the P33/HOLD pin), P6, P8, and PC: $I_{OH} = -0.1 \text{ mA}$	$V_{DD} - 0.5$					
Value of the output pull-up resistor	$R_{PO}$	P0, P1, P4, P5		30	100	150	k	4
Output low-level voltage	$V_{OL1}$	P0, P1, P2, P3, P4, P5, P6, P8, and PC (except for the P33/HOLD pin): $I_{OL} = 1.6 \text{ mA}$				0.4	V	5
	$V_{OL2}$	P0, P1, P2, P3, P4, P5, P6, P8, and PC (except for the P33/HOLD pin): $I_{OL} = 8 \text{ mA}$				1.5	V	
Output off leakage current	$I_{OFF1}$	P2, P3, P61, P63: $V_{IN} = +7.0 \text{ V}$				5.0	$\mu\text{A}$	6
	$I_{OFF2}$	Does not apply to P2, P3, P61, P63, and P8.: $V_{IN} = V_{DD}$				1.0	$\mu\text{A}$	6
	$I_{OFF3}$	P8: $V_{IN} = V_{SS}$	-1.0				$\mu\text{A}$	7
<b>[Schmitt characteristics]</b>								
Hysteresis voltage	$V_{HYS}$				0.1 $V_{DD}$		V	
High-level threshold voltage	$V_{TH}$	P2, P3, P5, P6, OSC1 (EXT), RES	0.5 $V_{DD}$		0.8 $V_{DD}$		V	
Low-level threshold voltage	$V_{TL}$		0.2 $V_{DD}$		0.5 $V_{DD}$		V	
<b>[Ceramic oscillator]</b>								
Oscillator frequency	$f_{CF}$	OSC1, OSC2: Figure 2, 4 MHz			4.0		MHz	
Oscillator stabilization time	$t_{CFS}$	Figure 3, 4 MHz				10.0	ms	
<b>[Crystal oscillator]</b>								
Oscillator frequency	$f_{XT}$	XT1, XT2: Figure 2, when the sub-oscillator option is selected, 32 kHz			32.768		kHz	
Oscillator stabilization time	$t_{XTS}$	Figure 3, when the sub-oscillator option is selected, 32 kHz			1.0	5.0	s	
<b>[Serial clock]</b>								
Cycle time	Input	$t_{CKY}$		0.9			$\mu\text{s}$	
	Output			2.0			$T_{cyc}$	
Low-level and high-level pulse widths	Input	$t_{CKL}$	SCK0, SCK1: With the timing of Figure 4 and the test load of Figure 5.	0.4			$\mu\text{s}$	
	Output	$t_{CKH}$		1.0			$T_{cyc}$	
Rise and fall times	Output	$t_{CKR}, t_{CKF}$				0.1	$\mu\text{s}$	
<b>[Serial input]</b>								
Data setup time	$t_{ICK}$	SI0, SI1: With the timing of Figure 4. Stipulated with respect to the rising edge ( $\uparrow$ ) of SCK0 or SCK1.	0.3			$\mu\text{s}$		
Data hold time	$t_{CKI}$		0.3			$\mu\text{s}$		

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
<b>[Serial output]</b>							
Output delay time	$t_{CKO}$	SO0, SO1: With the timing of Figure 5 and the test load of Figure 5. Stipulated with respect to the falling edge ( $\downarrow$ ) of SCK0 or SCK1.			0.3	$\mu s$	
<b>[Pulse conditions]</b>							
INT0 high and low-level	$t_{IOH}, t_{IOL}$	INT0: Figure 6, conditions under which the INT0 interrupt can be accepted, conditions under which the timer 0 event counter or pulse width measurement input can be accepted	2			$T_{CYC}$	
High and low-level pulse widths for interrupt inputs other than INT0	$t_{IIH}, t_{IIL}$	INT1, INT2: Figure 6, conditions under which the corresponding interrupt can be accepted	2			$T_{CYC}$	
PIN1 high and low-level pulse widths	$t_{PINH}, t_{PINL}$	PIN1: Figure 6, conditions under which the timer 1 event counter input can be accepted	2			$T_{CYC}$	
RES high and low-level pulse widths	$t_{RSH}, t_{RSL}$	RES: Figure 6, conditions under which reset can be applied.	3			$T_{CYC}$	
Operating current drain	$I_{DD\ OP}$	$V_{DD}$ : 4-MHz ceramic oscillator		6.0	12	mA	8
		$V_{DD}$ : 4-MHz external clock		6.0	12	mA	
Halt mode current drain	$I_{DDHALT}$	$V_{DD}$ : 4-MHz ceramic clock		4	8	mA	
		$V_{DD}$ : 32 kHz (main oscillator stopped), sub-oscillator: crystal		100	500	$\mu A$	
Hold mode current drain	$I_{DDHOLD}$	$V_{DD}$ : $V_{DD} = 1.8$ to $5.5$ V		0.01	10	$\mu A$	

Note: 1. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. These pins cannot be used as input pins if the CMOS output specifications are selected.

2. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. The rating for the pull-up output specification pins is stipulated in terms of the output pull-up current IPO. These pins cannot be used as input pins if the CMOS output specifications are selected.
3. With the output Nch transistor off for CMOS output specification pins. (Also applies when the Pch open-drain option is selected for P8.)
4. With the output Nch transistor off for pull-up output specification pins.
5. When CMOS output specifications are selected for P8.
6. With the output Nch transistor off for pull-up output specification pins.
7. With the output Pch transistor off for open-drain output specification pins.
8. Reset state

### Comparator Characteristics at $T_a = -30$ to $+70^\circ C$ , $V_{SS} = 0$ V

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Absolute precision	$V_{CECM}$	AN1 to AN4; $V_{DD} = 4.5$ to $5.5$ V		$\pm 1/2$	$\pm 1$	LSB	1
Threshold voltage	$V_{THCM}$	$V_{DD} = 4.5$ to $5.5$ V	$V_{SS}$		$V_{DD}$	V	
Input voltage	$V_{INCM}$	AN1 to AN4; $V_{DD} = 4.5$ to $5.5$ V	$V_{SS}$		$V_{DD}$	V	
Conversion time	$T_{CQM}$	$V_{DD} = 4.5$ to $5.5$ V			30	$\mu s$	

Note: 1. Does not include the quantization error.




Figure 1 External Clock Input Waveform




Figure 2 Ceramic Oscillator Circuit




Figure 3 Oscillator Stabilization Period

Table 1 Guaranteed Ceramic Oscillator Constants External capacitor type

External capacitor type		Built-in capacitor type	
4 MHz (Murata Mfg. Co., Ltd.) CSA4.00MG	C1 = 33 pF ± 10%	4 MHz (Murata Mfg. Co., Ltd.) CST4.00MG	Rd = 220Ω ± 5%
	C2 = 33 pF ± 10%		
	Rd = 220Ω ± 5%		
4 MHz (Kyocera Corporation) KBR4.0MS	C1 = 33 pF ± 10%	4 MHz (Kyocera Corporation) KBR4.0MES	Rd = 0
	C2 = 33 pF ± 10%		
	Rd = 0		

Table 2 Guaranteed Crystal Oscillator Constants

32 kHz (Seiko Epson) C-002RX	C1 = 18 pF ± 10%
	C2 = 18 pF ± 10%
	Rd = 470 k ± 5%




Figure 4 Serial I/O Timing




Figure 5 Timing Load




Figure 6 Input Timing for the INT0, INT1, INT2, PIN1, and RES pins

**LC66XXXX Series Instruction Table (by function)**

Abbreviations:

- AC: Accumulator  
 E: E register  
 CF: Carry flag  
 ZF: Zero flag  
 HL: Data pointer DPH, DPL  
 XY: Data pointer DPX, DPY  
 M: Data memory  
 M (HL): Data memory pointed to by the DPH, DPL data pointer  
 M (XY): Data memory pointed to by the DPX, DPY auxiliary data pointer  
 M2 (HL): Two words of data memory (starting on an even address) pointed to by the DPH, DPL data pointer  
 SP: Stack pointer  
 M2 (SP): Two words of data memory pointed to by the stack pointer  
 M4 (SP): Four words of data memory pointed to by the stack pointer  
 in: n bits of immediate data  
 t2: Bit specification

t2	11	10	01	00
Bit	$2^3$	$2^2$	$2^1$	$2^0$

- PCh: Bits 8 to 11 in the PC  
 PCm: Bits 4 to 7 in the PC  
 PCI: Bits 0 to 3 in the PC  
 Fn: User flag, n = 0 to 15  
 TIMER0: Timer 0  
 TIMER1: Timer 1  
 SIO: Serial register  
 P: Port  
 P (i4): Port indicated by 4 bits of immediate data  
 INT: Interrupt enable flag  
 ( ), [ ]: Indicates the contents of a location  
 ←: Transfer direction, result  
 ∕: Exclusive or  
 ∧: Logical and  
 ∨: Logical or  
 +: Addition  
 -: Subtraction  
 —: Taking the one's complement

# LC66E5316

Mnemonic	Instruction code		Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note
	D <sub>7</sub>	D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>						
<b>[Accumulator manipulation instructions]</b>								
CLA	Clear AC	1 0 0 0	0 0 0 0	1	1	AC ← 0 (Equivalent to LAI 0.)	Clear AC to 0.	ZF
DAA	Decimal adjust AC in addition	1 1 0 0 0 0 1 0	1 1 1 1 0 1 1 0	2	2	AC ← (AC) + 6 (Equivalent to ADI 6.)	Add six to AC.	ZF
DAS	Decimal adjust AC in subtraction	1 1 0 0 0 0 1 0	1 1 1 1 1 0 1 0	2	2	AC ← (AC) + 10 (Equivalent to ADI 0AH.)	Add 10 to AC.	ZF
CLC	Clear CF	0 0 0 1	1 1 1 0	1	1	CF ← 0	Clear CF to 0.	CF
STC	Set CF	0 0 0 1	1 1 1 1	1	1	CF ← 1	Set CF to 1.	CF
CMA	Complement AC	0 0 0 1	1 0 0 0	1	1	AC ← (AC̄)	Take the one's complement of AC.	ZF
IA	Increment AC	0 0 0 1	0 1 0 0	1	1	AC ← (AC) + 1	Increment AC.	ZF, CF
DA	Decrement AC	0 0 1 0	0 1 0 0	1	1	AC ← (AC) - 1	Decrement AC.	ZF, CF
RAR	Rotate AC right through CF	0 0 0 1	0 0 0 0	1	1	AC <sub>3</sub> ← (CF), ACn ← (ACn + 1), CF ← (AC <sub>0</sub> )	Shift AC (including CF) right.	CF
RAL	Rotate AC left through CF	0 0 0 0	0 0 0 1	1	1	AC <sub>0</sub> ← (CF), ACn + 1 ← (ACn), CF ← (AC <sub>3</sub> )	Shift AC (including CF) left.	CF, ZF
TAE	Transfer AC to E	0 1 0 0	0 1 0 1	1	1	E ← (AC)	Transfer the contents of AC to E.	
TEA	Transfer E to AC	0 1 0 0	0 1 1 0	1	1	AC ← (E)	Transfer the contents of E to AC.	ZF
XAE	Exchange AC with E	0 1 0 0	0 1 0 0	1	1	(AC) ↔ (E)	Exchange the contents of AC and E.	
<b>[Memory manipulation instructions]</b>								
IM	Increment M	0 0 0 1	0 0 1 0	1	1	M(HL) ← [M(HL)] + 1	Increment M(HL).	ZF, CF
DM	Decrement M	0 0 1 0	0 0 1 0	1	1	M(HL) ← [M(HL)] - 1	Decrement M(HL).	ZF, CF
IMDR i8	Increment M direct	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	M(i8) ← [M(i8)] + 1	Increment M(i8).	ZF, CF
DMDR i8	Decrement M direct	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 0 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	M(i8) ← [M(i8)] - 1	Decrement M(i8).	ZF, CF
SMB t2	Set M data bit	0 0 0 0	1 1 t <sub>1</sub> t <sub>0</sub>	1	1	[M(HL), t2] ← 1	Set the bit in M(HL) specified by t0 and t1 to 1.	
RMB t2	Reset M data bit	0 0 1 0	1 1 t <sub>1</sub> t <sub>0</sub>	1	1	[M(HL), t2] ← 0	Clear the bit in M(HL) specified by t0 and t1 to 0.	ZF
<b>[Arithmetic, logic and comparison instructions]</b>								
AD	Add M to AC	0 0 0 0	0 1 1 0	1	1	AC ← (AC) + [M(HL)]	Add the contents of AC and M(HL) as two's complement values and store the result in AC.	ZF, CF
ADDR i8	Add M direct to AC	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	1 0 0 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	AC ← (AC) + [M(i8)]	Add the contents of AC and M(i8) as two's complement values and store the result in AC.	ZF, CF
ADC	Add M to AC with CF	0 0 0 0	0 0 1 0	1	1	AC ← (AC) + [M(HL)] + (CF)	Add the contents of AC, M(HL) and C as two's complement values and store the result in AC.	ZF, CF
ADI i4	Add immediate data to AC	1 1 0 0 0 0 1 0	1 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	AC ← (AC) + I <sub>3</sub> , I <sub>2</sub> , I <sub>1</sub> , I <sub>0</sub>	Add the contents of AC and the immediate data as two's complement values and store the result in AC.	ZF
SUBC	Subtract AC from M with CF	0 0 0 1	0 1 1 1	1	1	AC ← [M(HL)] - (AC) - (CF)	Subtract the contents of AC and CF from M(HL) as two's complement values and store the result in AC.	ZF, CF
ANDA	And M with AC then store AC	0 0 0 0	0 1 1 1	1	1	AC ← (AC) ∧ [M(HL)]	Take the logical and of AC and M(HL) and store the result in AC.	ZF
ORA	Or M with AC then store AC	0 0 0 0	0 1 0 1	1	1	AC ← (AC) ∨ [M(HL)]	Take the logical or of AC and M(HL) and store the result in AC.	ZF

Continued on next page.

No. 5488-20/27

# LC66E5316

Continued from preceding page.

Mnemonic		Instruction code		Number of bytes	Number of cycles	Operation	Description		Affected status bits	Note												
		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>													
<b>[Arithmetic, logic and comparison instructions]</b>																						
EXL	Exclusive or M with AC then store AC	0	0	0	1	0	1	0	1	AC $\leftarrow$ (AC) $\vee$ [M (HL)]												
ANDM	And M with AC then store M	0	0	0	0	0	1	1	1	M (HL) $\leftarrow$ (AC) $\wedge$ [M (HL)]												
ORM	Or M with AC then store M	0	0	0	0	0	1	0	0	M (HL) $\leftarrow$ (AC) $\vee$ [M (HL)]												
CM	Compare AC with M	0	0	0	1	0	1	1	0	Take the logical exclusive or of AC and M (HL) and store the result in AC. Take the logical and of AC and M (HL) and store the result in M (HL). Take the logical or of AC and M (HL) and store the result in M (HL). Compare the contents of AC and M (HL) and set or clear CF and ZF according to the result.												
CI i4	Compare AC with immediate data	1	1	0	0	1	1	1	1	$[M(HL)] + (AC) + 1$ <table border="1"><tr><td>Magnitude comparison</td><td>CF</td><td>ZF</td></tr><tr><td><math>I_3 I_2 I_1 I_0 &gt; AC</math></td><td>0</td><td>0</td></tr><tr><td><math>I_3 I_2 I_1 I_0 = AC</math></td><td>1</td><td>1</td></tr><tr><td><math>I_3 I_2 I_1 I_0 &lt; AC</math></td><td>1</td><td>0</td></tr></table>	Magnitude comparison	CF	ZF	$I_3 I_2 I_1 I_0 > AC$	0	0	$I_3 I_2 I_1 I_0 = AC$	1	1	$I_3 I_2 I_1 I_0 < AC$	1	0
Magnitude comparison	CF	ZF																				
$I_3 I_2 I_1 I_0 > AC$	0	0																				
$I_3 I_2 I_1 I_0 = AC$	1	1																				
$I_3 I_2 I_1 I_0 < AC$	1	0																				
CLI i4	Compare DP <sub>L</sub> with immediate data	1	1	0	0	1	1	1	1	$I_3 I_2 I_1 I_0 + (AC) + 1$ <table border="1"><tr><td>Magnitude comparison</td><td>CF</td><td>ZF</td></tr><tr><td><math>I_3 I_2 I_1 I_0 &gt; AC</math></td><td>0</td><td>0</td></tr><tr><td><math>I_3 I_2 I_1 I_0 = AC</math></td><td>1</td><td>1</td></tr><tr><td><math>I_3 I_2 I_1 I_0 &lt; AC</math></td><td>1</td><td>0</td></tr></table>	Magnitude comparison	CF	ZF	$I_3 I_2 I_1 I_0 > AC$	0	0	$I_3 I_2 I_1 I_0 = AC$	1	1	$I_3 I_2 I_1 I_0 < AC$	1	0
Magnitude comparison	CF	ZF																				
$I_3 I_2 I_1 I_0 > AC$	0	0																				
$I_3 I_2 I_1 I_0 = AC$	1	1																				
$I_3 I_2 I_1 I_0 < AC$	1	0																				
CMB t2	Compare AC bit with M data bit	1	1	0	0	1	1	1	1	$ZF = 1$ if $(DP_L = I_3 I_2 I_1 I_0)$ $ZF = 0$ if $(DP_L \neq I_3 I_2 I_1 I_0)$ $ZF = 1$ if $(AC, t2) = [M(HL), t2]$ $ZF = 0$ if $(AC, t2) \neq [M(HL), t2]$												
<b>[Load and store instructions]</b>																						
LAE	Load AC and E from M2 (HL)	0	1	0	1	1	1	0	0	AC $\leftarrow$ M (HL), E $\leftarrow$ M (HL + 1)												
LAI i4	Load AC with immediate data	1	0	0	0	1	3	1	2	AC $\leftarrow$ I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>												
LADR i8	Load AC from M direct	1	1	0	0	0	0	0	1	AC $\leftarrow$ [M (i8)]												
S	Store AC to M	0	1	0	0	0	1	1	1	M (HL) $\leftarrow$ (AC)												
SAE	Store AC and E to M2 (HL)	0	1	0	1	1	1	1	0	M (HL) $\leftarrow$ (AC) M (HL + 1) $\leftarrow$ (E)												
LA reg	Load AC from M (reg)	0	1	0	0	1	0	t <sub>0</sub>	0	AC $\leftarrow$ [M (reg)]  Load the contents of M (reg) into AC. The reg is either HL or XY depending on t <sub>0</sub> . <table border="1"><tr><td>reg</td><td>T<sub>0</sub></td></tr><tr><td>HL</td><td>0</td></tr><tr><td>XY</td><td>1</td></tr></table>	reg	T <sub>0</sub>	HL	0	XY	1						
reg	T <sub>0</sub>																					
HL	0																					
XY	1																					

Continued on next page.

# LC66E5316

Continued from preceding page.

Mnemonic		Instruction code		Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note
		D <sub>7</sub>	D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>						
<b>[Load and store instructions]</b>									
LA reg, I	Load AC from M (reg) then increment reg	0 1 0 0	1 0 t <sub>0</sub> 1	1	2	AC ← [M (reg)] DP <sub>L</sub> ← (DP <sub>L</sub> ) + 1 or DP <sub>Y</sub> ← (DP <sub>Y</sub> ) + 1	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then increment the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of incrementing DP <sub>L</sub> or DP <sub>Y</sub> .
LA reg, D	Load AC from M (reg) then decrement reg	0 1 0 1	1 0 t <sub>0</sub> 1	1	2	AC ← [M (reg)] DP <sub>L</sub> ← (DP <sub>L</sub> ) - 1 or DP <sub>Y</sub> ← (DP <sub>Y</sub> ) - 1	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then decrement the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of decrementing DP <sub>L</sub> or DP <sub>Y</sub> .
XA reg	Exchange AC with M (reg)	0 1 0 0	1 1 t <sub>0</sub> 0	1	1	(AC) ↔ [M (reg)]	Exchange the contents of M (reg) and AC. The reg is either HL or XY depending on t <sub>0</sub> .		
XA reg, I	Exchange AC with M (reg) then increment reg	0 1 0 0	1 1 t <sub>0</sub> 1	1	2	(AC) ↔ [M (reg)] DP <sub>L</sub> ← (DP <sub>L</sub> ) + 1 or DP <sub>Y</sub> ← (DP <sub>Y</sub> ) + 1	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then increment the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the XA reg instruction.	ZF	ZF is set according to the result of incrementing DP <sub>L</sub> or DP <sub>Y</sub> .
XA reg, D	Exchange AC with M (reg) then decrement reg	0 1 0 1	1 1 t <sub>0</sub> 1	1	2	(AC) ↔ [M (reg)] DP <sub>L</sub> ← (DP <sub>L</sub> ) - 1 or DP <sub>Y</sub> ← (DP <sub>Y</sub> ) - 1	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then decrement the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the XA reg instruction.	ZF	ZF is set according to the result of decrementing DP <sub>L</sub> or DP <sub>Y</sub> .
XADR i8	Exchange AC with M direct	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	1 0 0 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	(AC) ↔ [ [M (i8)] ]	Exchange the contents of AC and M (i8).		
LEAI i8	Load E & AC with immediate data	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 1 1 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	E ← I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> AC ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load the immediate data i8 into E, AC.		
RTBL	Read table data from program ROM	0 1 0 1	1 0 1 0	1	2	E, AC ← [ROM (PCh, E, AC)]	Load into E, AC the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.		
RTBLP	Read table data from program ROM then output to P4, 5	0 1 0 1	1 0 0 0	1	2	Port 4, 5 ← [ROM (PCh, E, AC)]	Output from ports 4 and 5 the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.		
<b>[Data pointer manipulation instructions]</b>									
LDZ i4	Load DP <sub>H</sub> with zero and DP <sub>L</sub> with immediate data respectively	0 1 1 0	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	1	1	DP <sub>H</sub> ← 0 DP <sub>L</sub> ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load zero into DP <sub>H</sub> and the immediate data i4 into DP <sub>L</sub> .		
LHI i4	Load DP <sub>H</sub> with immediate data	1 1 0 0 0 0 0 0	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	DP <sub>H</sub> ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load the immediate data i4 into DP <sub>H</sub> .		
LLI i4	Load DP <sub>L</sub> with immediate data	1 1 0 0 0 0 0 1	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	DP <sub>L</sub> ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load the immediate data i4 into DP <sub>L</sub> .		
LHLI i8	Load DP <sub>H</sub> , DP <sub>L</sub> with immediate data	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 0 0 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	DP <sub>H</sub> ← I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> DP <sub>L</sub> ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load the immediate data into DL <sub>H</sub> , DP <sub>L</sub> .		
LXYI i8	Load DP <sub>X</sub> , DP <sub>Y</sub> with immediate data	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 0 0 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	DP <sub>X</sub> ← I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> DP <sub>Y</sub> ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load the immediate data into DL <sub>X</sub> , DP <sub>Y</sub> .		

Continued on next page.

No. 5488-22/27

Continued from preceding page.

Mnemonic	Instruction code				Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note	
	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>							
<b>[Data pointer manipulation instructions]</b>											
IL	Increment DP <sub>L</sub>	0	0	0	1	0	0	0	1	1	
DL	Decrement DP <sub>L</sub>	0	0	1	0	0	0	1	1	1	
IY	Increment DP <sub>Y</sub>	0	0	0	1	0	0	1	1	1	
DY	Decrement DP <sub>Y</sub>	0	0	1	0	0	0	1	1	1	
TAH	Transfer AC to DP <sub>H</sub>	1	1	0	0	1	1	1	1	2	
THA	Transfer DP <sub>H</sub> to AC	1	1	0	0	1	1	1	1	2	
XAH	Exchange AC with DP <sub>H</sub>	0	1	0	0	0	0	0	0	1	
TAL	Transfer AC to DP <sub>L</sub>	1	1	0	0	1	1	1	1	2	
TLA	Transfer DP <sub>L</sub> to AC	1	1	0	0	1	1	1	1	2	
XAL	Exchange AC with DP <sub>L</sub>	0	1	0	0	0	0	1	1	1	
TAX	Transfer AC to DP <sub>X</sub>	1	1	0	0	1	1	1	1	2	
TXA	Transfer DP <sub>X</sub> to AC	1	1	0	0	1	1	1	1	2	
XAX	Exchange AC with DP <sub>X</sub>	0	1	0	0	0	1	0	1	1	
TAY	Transfer AC to DP <sub>Y</sub>	1	1	0	0	1	1	1	1	2	
TYA	Transfer DP <sub>Y</sub> to AC	1	1	0	0	1	1	1	1	2	
XAY	Exchange AC with DP <sub>Y</sub>	0	1	0	0	0	1	1	1	1	
<b>[Flag manipulation instructions]</b>											
SFB n4	Set flag bit	0	1	1	1	n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	1	1	Fn $\leftarrow$ 1	Set the flag specified by n4 to 1.	
RFB n4	Reset flag bit	0	0	1	1	n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	1	1	Fn $\leftarrow$ 0	Reset the flag specified by n4 to 0.	
<b>[Jump and subroutine instructions]</b>											
JMP addr	Jump in the current bank	1	1	1	0	P <sub>11</sub> P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC13, 12 $\leftarrow$ PC13, 12 PC11 to 0 $\leftarrow$ P <sub>11</sub> to P <sub>8</sub>	Jump to the location in the same bank specified by the immediate data P12.	This becomes PC12 + (PC12) immediately following a BANK instruction.
JPEA	Jump to the address stored at E and AC in the current page	0	0	1	0	0	1	1	PC13 to 8 $\leftarrow$ PC13 to 8, PC7 to 4 $\leftarrow$ (E), PC3 to 0 $\leftarrow$ (AC)	Jump to the location determined by replacing the lower 8 bits of the PC by E, AC.	
CAL addr	Call subroutine	0	1	0	1	0	10	2	PC13 to 11 $\leftarrow$ 0, PC10 to 0 $\leftarrow$ P <sub>10</sub> to P <sub>0</sub> , M4 (SP) $\leftarrow$ (CF, ZF, PC13 to 0), SP $\leftarrow$ (SP)-4	Call a subroutine.	
CZP addr	Call subroutine in the zero page	1	0	1	0	P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	1	2	PC13 to 6, PC10 $\leftarrow$ 0, PC5 to 2 $\leftarrow$ P <sub>3</sub> to P <sub>0</sub> , M4 (SP) $\leftarrow$ (CF, ZF, PC12 to 0), SP $\leftarrow$ SP-4	Call a subroutine on page 0 in bank 0.	
BANK	Change bank	0	0	0	1	1	0	1		Change the memory bank and register bank.	

Continued on next page.

Continued from preceding page.

Mnemonic		Instruction code		Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note
		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
<b>[Jump and subroutine instructions]</b>									
PUSH reg	Push reg on M2 (SP)	1 1 0 0 1 1 1 1	1 1 1 1 1 i <sub>1</sub> i <sub>0</sub> 0		2	2	M2 (SP) ← (reg) SP ← (SP) - 2	Store the contents of reg in M2 (SP). Subtract 2 from SP after the store.	
POP reg	Pop reg off M2 (SP)	1 1 0 0 1 1 1 0	1 1 1 1 1 i <sub>1</sub> i <sub>0</sub> 0		2	2	SP ← (SP) + 2 reg ← [M2 (SP)]	Add 2 to SP and then load the contents of M2(SP) into reg. The relation between i <sub>1</sub> 0 and reg is the same as that for the PUSH reg instruction.	
RT	Return from subroutine	0 0 0 1	1 1 0 0	1	2		SP ← (SP) + 4 PC ← [M4 (SP)]	Return from a subroutine or interrupt handling routine. ZF and CF are not restored.	
RTI	Return from interrupt routine	0 0 0 1	1 1 0 1	1	2		SP ← (SP) + 4 PC ← [M4 (SP)] CF, ZF ← [M4 (SP)]	Return from a subroutine or interrupt handling routine. ZF and CF are restored.	ZF, CF
<b>[Branch instructions]</b>									
BAt2 addr	Branch on AC bit	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2		PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if (AC <sub>t1:t2</sub> ) = 1	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if the bit in AC specified by the immediate data t <sub>1</sub> t <sub>0</sub> is one.	
BNAt2 addr	Branch on no AC bit	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2		PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if (AC <sub>t1:t2</sub> ) = 0	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if the bit in AC specified by the immediate data t <sub>1</sub> t <sub>0</sub> is zero.	
BMt2 addr	Branch on M bit	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2		PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if [M (HL), t <sub>2</sub> ] = 1	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if the bit in M (HL) specified by the immediate data t <sub>1</sub> t <sub>0</sub> is one.	
BNMt2 addr	Branch on no M bit	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2		PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if [M (HL), t <sub>2</sub> ] = 0	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if the bit in M (HL) specified by the immediate data t <sub>1</sub> t <sub>0</sub> is zero.	
BPt2 addr	Branch on Port bit	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2		PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if [P (DP <sub>L</sub> ), t <sub>2</sub> ] = 1	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if the bit in port (DP <sub>L</sub> ) specified by the immediate data t <sub>1</sub> t <sub>0</sub> is one.	Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.
BNPt2 addr	Branch on no Port bit	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2		PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if [P (DP <sub>L</sub> ), t <sub>2</sub> ] = 0	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if the bit in port (DP <sub>L</sub> ) specified by the immediate data t <sub>1</sub> t <sub>0</sub> is zero.	Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.

Continued on next page.

# LC66E5316

Continued from preceding page.

Mnemonic		Instruction code		Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note
		D <sub>7</sub>	D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>						
<b>[Branch instructions]</b>									
BC addr	Branch on CF	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if (CF) = 1	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if CF is one.		
BNC addr	Branch on no CF	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if (CF) = 0	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if CF is zero.		
BZ addr	Branch on ZF	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if (ZF) = 1	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if ZF is one.		
BNZ addr	Branch on no ZF	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if (ZF) = 0	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if ZF is zero.		
BFn4 addr	Branch on flag bit	1 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if (Fn) = 1	Branch to the location in the same page specified by P <sub>0</sub> to P <sub>7</sub> if the flag (of the 16 user flags) specified by n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> is one.		
BNFn4 addr	Branch on no flag bit	1 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if (Fn) = 0	Branch to the location in the same page specified by P <sub>0</sub> to P <sub>7</sub> if the flag (of the 16 user flags) specified by n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> is zero.		
<b>[I/O instructions]</b>									
IP0	Input port 0 to AC	0 0 1 0	0 0 0 0	1	1	AC ← (P0)	Input the contents of port 0 to AC.	ZF	
IP	Input port to AC	0 0 1 0	0 1 1 0	1	1	AC ← [P (DP <sub>L</sub> )]	Input the contents of port P (DP <sub>L</sub> ) to AC.	ZF	
IPM	Input port to M	0 0 0 1	1 0 0 1	1	1	M (HL) ← [P (DP <sub>L</sub> )]	Input the contents of port P (DP <sub>L</sub> ) to M (HL).		
IPDR i4	Input port to AC direct	1 1 0 0 0 1 1 0	1 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	AC ← [P (i4)]	Input the contents of P (i4) to AC.	ZF	
IP45	Input port 4, 5 to E, AC respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 0	2	2	E ← [P (4)] AC ← [P (5)]	Input the contents of ports P (4) and P (5) to E and AC respectively.		
OP	Output AC to port	0 0 1 0	0 1 0 1	1	1	P (DP <sub>L</sub> ) ← (AC)	Output the contents of AC to port P (DP <sub>L</sub> ).		
OPM	Output M to port	0 0 0 1	1 0 1 0	1	1	P (DP <sub>L</sub> ) ← [M (HL)]	Output the contents of M (HL) to port P (DP <sub>L</sub> ).		
OPDR i4	Output AC to port direct	1 1 0 0 0 1 1 1	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	P (i4) ← (AC)	Output the contents of AC to P (i4).		
OP45	Output E, AC to port 4, 5 respectively	1 1 0 0 1 1 0 1	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	P (4) ← (E) P (5) ← (AC)	Output the contents of E and AC to ports P (4) and P (5) respectively.		
SPB t2	Set port bit	0 0 0 0	1 0 t <sub>1</sub> t <sub>0</sub>	1	1	[P (DP <sub>L</sub> ), t2] ← 1	Set to one the bit in port P (DP <sub>L</sub> ) specified by the immediate data t <sub>1</sub> t <sub>0</sub> .		
RPB t2	Reset port bit	0 0 1 0	1 0 t <sub>1</sub> t <sub>0</sub>	1	1	[P (DP <sub>L</sub> ), t2] ← 0	Clear to zero the bit in port P (DP <sub>L</sub> ) specified by the immediate data t <sub>1</sub> t <sub>0</sub> .	ZF	
ANDPDR i4, p4	And port with immediate data then output	1 1 0 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	0 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	P (P <sub>3</sub> to P <sub>0</sub> ) ← [P (P <sub>3</sub> to P <sub>0</sub> )] ∨ I <sub>3</sub> to I <sub>0</sub>	Take the logical AND of P (P <sub>3</sub> to P <sub>0</sub> ) and the immediate data I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> and output the result to P (P <sub>3</sub> to P <sub>0</sub> ).	ZF	
ORPDR i4, p4	Or port with immediate data then output	1 1 0 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	0 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	P (P <sub>3</sub> to P <sub>0</sub> ) ← [P (P <sub>3</sub> to P <sub>0</sub> )] ∨ I <sub>3</sub> to I <sub>0</sub>	Take the logical OR of P (P <sub>3</sub> to P <sub>0</sub> ) and the immediate data I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> and output the result to P (P <sub>3</sub> to P <sub>0</sub> ).	ZF	

Continued on next page.

# LC66E5316

Continued from preceding page.

Mnemonic		Instruction code				Number of bytes	Number of cycles	Operation	Description	Affected status bits	Note
		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>						
<b>[Timer control instructions]</b>											
WTTM0	Write timer 0	1	1	0	0	1	0	1	0	1	2
WTTM1	Write timer 1	1	1	0	0	1	1	1	1	1	2
RTIM0	Read timer 0	1	1	0	0	1	0	1	1	1	2
RTIM1	Read timer 1	1	1	0	0	1	1	1	1	0	2
START0	Start timer 0	1	1	0	0	1	1	1	1	1	2
START1	Start timer 1	1	1	0	0	1	1	1	1	0	2
STOP0	Stop timer 0	1	1	0	0	1	1	1	1	1	2
STOP1	Stop timer 1	1	1	0	0	1	1	1	1	1	2
<b>[Interrupt control instructions]</b>											
MSET	Set interrupt master enable flag	1	1	0	0	1	1	0	1	0	1
MRESET	Reset interrupt master enable flag	1	1	0	0	1	1	0	1	0	0
EIH i4	Enable interrupt high	1	1	0	0	1	1	0	1	1	2
EIL i4	Enable interrupt low	1	1	0	0	1	1	0	1	0	2
DIH i4	Disable interrupt high	1	1	0	0	1	1	0	1	0	2
DIL i4	Disable interrupt low	1	1	0	0	1	1	0	1	0	2
WTSP	Write SP	1	1	0	0	1	0	1	1	1	2
RSP	Read SP	1	1	0	0	1	1	1	1	1	2
<b>[Standby control instructions]</b>											
HALT	HALT	1	1	0	0	1	1	1	1	1	2
HOLD	HOLD	1	1	0	0	1	1	1	1	1	2
<b>[Serial I/O control instructions]</b>											
STARTS	Start serial I/O	1	1	0	0	1	1	1	1	1	2
WTSIO	Write serial I/O	1	1	0	0	1	1	1	1	1	2
RSIO	Read serial I/O	1	1	0	0	1	1	1	1	1	2
<b>[Other instructions]</b>											
NOP	No operation	0	0	0	0	0	0	0	0	0	1
SB i2	Select bank	1	1	0	0	1	1	1	1	1	2

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.