

4-bit Single Chip Microcontroller with EPROM

Preliminary

Overview

The LC66E516 is a 4-bit single-chip microcontroller with an EPROM on-chip, and can be used for developing and evaluating application programs for the LC665XX series 4-bit single-chip microcontrollers.

The LC66E516 microcontroller is a 4-bit single-chip IC with an EPROM on-chip and brought to you in ceramic DIC64S package with a window and ceramic QFC64 package with a window. This window permits the user to erase EPROM program data as many times as he or she wants. Then, it could be said that this single-chip IC is best suited for developing application programs.

The LC66E516 microcontroller has the same function and the pin assignment as those of the 4-bit single-chip mask programmed ROM-version LC66E516 microcontroller. The on-chip EPROM is 16k bytes in size.

LC66558B, LC66562B, LC66566B and that they are listed in the table on page 18 with a few pieces of information.

- Write/Read operation with an EPROM writer
 Used with the dedicated writer board (W66E516DH for
 DIC, W66E516QH for QFC), an EPROM writer available on your local market permits the user to write or read
 data to or form the 16KB on-chip EPROM. Please note
 that the EPROM writer should be an ADVANTEST product or the EVA800/850 accessory writer used for the 27128
 type EPROM.
- Pin-compatible with a mask programmed ROM-version single-chip microcontroller (LC66516B, for example)
- Instruction cycle time: 0.92μs to 10μs
- Single +5 power supply (Ta=10°C to 40°C)

Features

• Optional functions user-selectable by speciflying EPROM option data.

The 56 optional functions on the LC665XX series single-chip microcontrollers can be selected by writing appropriate data to the on-chip EPROM. This function specification by the user allows application system to be developed and tested under the same working environment as that of production chip. In other words, the same interface circuit functions as those of production chips can be built up by the user.

Please note that the above-mentioned optional functions include port output type (open-drain or pull-up), output pin logic level at reset, watchdog timer selection and the like.

• On-chip 16KB EPŘOM

The on-chip EPROM enable the user to develop and evaluate application programs which can be run on every LC665XX series microcontroller. Please note that the LC665XX series microcontrollers are LC66506B, LC66512B, LC66516B, LC66556A, LC66556A, LC66556B, LC6656B, LC66556B, LC6656B, LC66556B, LC6656B, LC66556B, LC66556B, LC66556B, LC66556B, LC66556B, LC66556B, LC66556B, LC66556B, LC66556B, LC6656B, LC6656B, LC6656B, LC6656B,


- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Usage notes

The LC66E516 single-chip IC is intended for use by those who are in charge of the development and evaluation of application programs for the LC665XX series 4-bit single-chip microcontrollers. please keep in mind the following when the user application developers are to work with this single-chip microcontroller.

• Notes on LC66E516 internal operations after reset

As the figure shows, the LC66E516 microcontroller starts normal program execution at least 3 instruction cycles later after the oscillation by the OSC function block becomes stable. In other words, the \overline{RES} pin level (active low) must be active for at least 3 instruction cycles after the oscillation becomes stabilized. As the figure also shows, the oscillation stabilization requires more than 10 milliseconds. It is also shown that option data setting requires 8 instruction cycles after the \overline{RES} pin level changes to the inactive level (or to V_{IH} voltage level). After all those operations are carried out, the LC66E516 microcontroller starts program execution normally from address 0 in the EPROM (that is, the content at address 0 is automatically set in the program counter (PC)). At this point, Please note that port output type will be open-drain, not pull-up output type, as long as the \overline{RES} pin stays active.



Notes on evaluation of user application programs for the LC66506, LC66508, LC66556, LC66558, LC66558, LC66562, microcontrollers

The above six mask programmed ROM-version microcontrollers are equipped with different ROMs in size from that of the LC66E516 microcontroller. Therefore, the following things should be taken into consideration when you are to make an access to the ROM on the LC66E516 microcontroller.

First, it should be kept in mind that the last 8 addresses between 3FF8 and 3FFF are used by the user in order to specify functional option data. This 8-byte area is called option specification area. This option specification area must be exclusively used for storing function option data. The option specification will be discussed in detail later in this catalog.


As far as the cross assembler to be employed is concerned, the user should use the one for the LC66516 microcontroller. In addition, when you write your user application program, you cannot make any access to addresses beyond the area of a mask programmed ROM. Such addresses cannot exist anywhere on mask programmed ROM-version microcontrollers. To avoid such an illegal access to those nonexistent area, it is recommended that jump (or branch) operations with a JMP instruction and so on be used in your user application program. Furthermore, please write "0" to the area beyond that of a mask programmed ROM. In this case, needless to say, the last 8 addresses of the EPROM should be excluded from the "0" padding.

When evaluating the LC66506, LC66508, LC66556, LC66558, do not use the SB instruction.

• Program protection from exposure to light

Exposure to light will destroy the precious EPROM data that you have entered with much labor. In order to protect them, it should be strongly recommended that the EPROM window should be covered with an opaque label while you are at work with the EPROM.


• For the LC66E516/P516, if the RES is set to "L" level during the HOLD mode (HOLD=L), be sure to change the HOLD level from "L" to "H" and then change the RES level from "L" to "H" when releasing the HOLD mode.



Comparison of LC66E516 and the masked ROM version(LC665XX)

mat	L CARES16	LC665XX series(ma	LC665XX series(masked ROM version)
		LC6650X series(including tool)	LC6655X series
Differences in system • Hardware wait time (number of cycles)art HOLD mode released state	65536 Ο γοίθες Αρριοχ. 64ms at 4MHz (Τογο=1μs)	65536 cycles Approx. 64ms at 4MHz (Tcyc=1µs)	16384 cycles Approx. 32ms at 2MHz (Tcyc=2μs) Approx. 64ms at 1MHz (Tcyc=4μs)
Value(including the value after HOLDsmode release) of timer 0 during reset	PFOH"IS €et	"FFOH" is set.	"FFCH" is set.
Port output type during reset	Por PT/ Heating)	Obtion-specified output type	Option-specified output type
Differences in main characteristics • Operating supply voltage/operating speed	4.5V to 5.5V/0.92 to 10 Ms	4.0% to 6.0V/0.32-to 19µs (tool:5V ±5%)	2.2V to 5.5V/3.92 to 10µs 3.0V to 5.5V/1.96 to 10µs
Operating free-air temperature (Topr)		-30.46+70.96	
Current drain during HALT mode ON (I _{DD} HALT)	5.0mA max. (4MHz ceramic resonator oscillation) 6.0mA max. (4MHz external clock source) 5.0mA max. (3MHz typ. RC oscillation)	2.5m/A·max.(4MHz ceramieriesenatoroscilation) 3.5m/A·max.(4MHz external clock source) 2.5m/A·max.(3MHz typ.RC oscillation) tool:evaluation/impossible)	3.5mA max.(4MHz external clock source)
External constants for RC oscillation	C=100pF R=2.2kΩ	: (tool:R=2.2kΩ)	Not applicatible
Case outline (package)	DIC64S with window QFC64 with window	DIP64S QFP64A	DiPe¢4S. QFP64€

Pin Assignments



Pin Function

Pin name	Input/ output	Functional description	Output driver circuit output type	Option	During EPROM mode operation
P00/D0 P01/D1 P02/D2 P03/D3	I/O	Input/output port pins P00 to P03 - Used for input/output operation in 4-bit units or bit units. - Used for controlling HALT mode operation.	Pch: Pull-up (Pu) MOS type Nch: Small sink current output type	Pull-up (Pu) MOS output type or Nch open-drain (OD) output type Output pin level at reset	Data input/output pins (B0 to D3)
P10/D4 P11/D5 P12/D6 P13/D7	I/O	Input/output port pins P10 to P13 - Used for input/output operation in 4-bit units or bit units.	Pch: Pull-up (Pu) MOS type Nch: Small sink current output type	Pu MOS output type or Nich OD output type Output pin level at reset	Data input/output pins (D4 to D7)
P20/S10/A0 P21/SO0/A1 P22/SCK0/A2 P23/INT0/A3	I/O	Input/output port pins P20 to P23 Used for input/output operation in 4-bit units or bit units. P20: Common with serial input SI0 P21: Common with serial output SO0 P22: Common with serial clock SCKO P23: Common with INTO interrupt request input, timer 0-used event count input, pulse width measurement input	Pch: CMOS type Nch: Small sink current, output type +15V withstand voltage at Nch open drain (OD) output	CMOS output type or Nch OD output type	Address input
P30/INT1/A4 P31/POUT0/A5 P32/POUT1/A6	I/O	Input/output port pins P30 to P32 - Used for input/output operation in 3-bit units or bit units and for input operation in 4-bit units (together with the P33 pin) or bit units. - P30 : Common with INT1 interrupt request input - P31 : Common with burst pulse output from timer 0 - P32 : Common with burst pulse output from timer 1 and PWM output	Pich: CMOStype Nch: Small sink current output type +15V withstand voltage för Nch: QD output	CMOS output type or Nch OD output type	Address input (A4 to A6)
P33/HOLD	and the state of t	HOLD mode control signal input. Used for activating HOLD operation mode with HOLD = L (active low) by using a HOLD instruction. Used for restarting the GPU operation from the HOLD mode operation by changing the HOLD pin level from L to H. Used as input port pin P33 to form a 4-bit input port with P30 to P32. The CPU blocks cannot be reset even if the RES (active low) pin level changes from H to L with the HOLD pin level = L. This means that you cannot write a user application program requiring the P33/HOLD pin to enterthe L level state at the moment the system is powered on:			
P40/A7 P41/A8 P42/A9 P43/A10	I/O	Input/output port pins \$\tilde{9}40\$ to P43 Lised for input/output operation in 4-bit units or bit units. These four pins, combined with port pins P50 to P53, can be used for input/output operation in 8-bit units. These four pins, together with port pins P50 to P53, can be used for 8-bit ROM data output.	Pch: Pull-up (Pu) MOS type Nch: Small sink current output type	Pu MOS output type or Nch OD output type	Address input (A7 to A10)
P50/A11 P51/A12 P52/A13 P53	1/0	Input/output port pins P50 to P53 Used for input/output operation in 4-bit units or bit units. These four pins, combined with port pins P40 to P43, can be used for input/output operation in 8-bit units. These four pins, together with port pins P40 to P43, can be used for 8-bits ROM data output.	Pch: Pull-up (Pu) MOS type Nch: Small sink current output type	Pu MOS output type or Nch OD output type	Address input (A11 to A13)

Continued from preceding page.

Pin name	Input/ output	Functional description	Output driver circuit output type	Option	During EPROM mode operation
P60/SI1 P61/SO1 P62/SCK1 P63/PIN1	I/O	Input/output port pins P60 to P63 - Used for input/output operation in 4-bit units or bit units. - P60: Common with serial input SI1 - P61: Common with serial output SO1 - P62: Common with serial clock SCK1 - P63: Common with timer 1-used event count input	Pch: CMOS type Nch: Small sink current output type +15V withstand voltage for Nch OD output	· CMOS output type or Nch OD output type	
P70 P71 P72 P73	0	Output port pins P70 to P73 Used for output operation in 4-bit units or in bit units. If you use an input-related instruction in your application program, the content of the output latch will be input.	Pch: Pull-up (Pu) MOS type Nch: Medium sink current output type +15V withstand voltage for Nch OD output type	Pu MOS output type or Nch output type	
P80 P81 P82 P83	0	Output port pins P80 to P83 Used for output operation in 4-bit units or bit units. If you use an input-related instruction in your application program,the content of the output latch will be read in. Pch OD output type optionally available. More about this later.	Pch: CMOS type Nch: Small sink current type	cMOS output type on Poh OD output type Quitput pin Jevel at reset	å.
P90/INT2 P91/INT3 P92/INT4 P93/INT5	I/O	Input/output port pins P90 to P93 - Used for input/output operation in 4-bit units or bit units. - P90: Common with INT2 interrupt request input - P91: Common with INT3 interrupt request input - P92: Common with INT4 interrupt request input - P93: Common with INT5 interrupt request input - P93: Common with INT5 interrupt request input	. Pch: CMOS type - Nch: Small sink current type	CMGS output type or Nch OD output type	
PA0 PA1 PA2 PA3	0	Output port pins PA0 to PA3 - Used for input operation in 4-bit, units or bit units. - If you use an input-felated instruction in your application program, the content of the output later will be read in.	type type Nch: Medium sink current type +150 withstand voltage for Nch OD output type	Pu MOS output type or Nch OD output type	
PB0 PB1 PB2 PB3	0	Output port pins PB0 to PB3 Used for output operation in 4-bit units or bit units. If you use an input-related instruction in your application program, the content of the output laten will be read in.	Bch: Pull-up (Pu) MOS type · Nch: Medium sink current type	Pu MOS output type or Nch OD output type	
PC0 PC1 PC2/VREF0 PC3/VERF1	1/0.	Input/output pert pms-PC0 to PC3/ Used for input/output operation in 4-bit units or bit units. PC2: Common with VREF0 comparator comparison voltage terminal PC3: Common with VREF1 comparator comparison with VREF1 comparator comparison voltage terminal	Pch: CMOS type Nch: Small sink current type	CMOS output type or Nch OD output type	
PD0/CMP6 PD1/CMP1 PD2/GMP2/PRS PD3/CMP3/PGM		Input port pins PD0 to PD3 These four pins can be programmed for comparator inputs in user application programs. PD0 input will be compared with VREF0. Other inputs will be compared with VREF1. Please note that there are four comparators available in this system and these four comparators are grouped into two (one group: CMP0 and CMP1. the other group: CMP2 and CMP3), and that the comparators must be selected in group units.			EPROM control signal inputs (PRS and PGM)
PE0/TRA/CE PE1/TRB/OE	I	Input port pins PE0 to PE1 These two tristate input port pins can be controlled in your application programs.			EPROM controi signal inputs (OE and CE)

Continued from preceding page.

pin name	Input/ output	Functional description	Output driver circuit output type	Option	During EPROM mode operation
OSC1 OSC2	0	Pins for connecting system clock oscillator externally. If external clock source mode is to be employed, use the OSC1 pin only for clock input. Leave the other pin open.		Ceramic resonator oscillation. RC oscillation or external clock source	· .
RES	I	Input port pin for system reset request signal To initialize the CPU, the RES (active low) pin level must be L with the P33/HOLD pin level = H.			
TEST/V _{pp}	I	Input port pin for CPU test signal This pin should be connected with the VSS pin when this device is in operation.	,		
V _{DD} Vss		Power supply pin			

Remarks:

Pu MOS type output --- Pch MOS type transistor acts as a pull-up resistor when data is output.

CMOS type output --- Pch MOS type transistor does not act as a pull-up resistor when data is output.

Instead, it forms a complementary-symmetry MOS output circuit with an Nch MOS type

transistor.

OD output --- Open drain output type

Note:

At the system reset, the pin output level of each of input/output and output port pins will be "H" except for such pins as ports 0, 1 and 8. The output level of these exceptions can be specified by the user options. In addition to this system reset operation, the port output type will be set to open drain at the system reset, which is irrespective of user option specification. In this case, there is no exception.

User options

1. Option for specifying the output level of ports 0, 1 and 8 at the system reset

The output level of ports 0, 1 and 8 at the system reset can be selected from the following two optional levels by the user option. In this case, it should be kept in mind that the output levels of all the four bits of each input/output port are specified at the same time.

Option name	Condition
1. "H" output level	fn 4-bit units
2, "L" output level	√ In 4-bit units

2. Option for selecting oscillation circuit

Option name	Selectable oscillation circuit	Condition
and the state of t	OSGI L	- Schmitt trigger input
2. 2-pin (OSC1 and		Schmitt trigger input
OSC2) RC oscillation	5001	
circuit	Coxt OSC1 D OSC2	
3. Ceramic resonator	(kand and a second	
oscillation circuit	C1 OSC1 Ceramic OSC2 resonator OSC2	


- 3. Option for selecting watchdog timer function

 This option permits the user to select the watchdog timer function. This function could be helpful in detecting a timeout error from your user application program.
- 4. Option for specifying port output type
- i) This option permits the user to select a desired port output type of the following ports from the two output types listed in the table below. Please note that port output types can be specified in bit units.

Ports: PO P1	P2 P3	(P33/HOLD	not included)	P4 P5	P6 P7	P9 PA	PR	and PC
1 0113. 1 0, 1 1	, 1 4, 1 3	(1 22/11011	mot micruacu,	, 1 7, 1 0		, I /, I/1	, тр,	and i C

Option name	Selected output circuit type	Condition
Open drain output type	Output data Input data DSB	Ports P7, PA and PB are provided exclusively for output operation. Ports P2, P3, P6 and P9 employ Schmitt trigger input.
Pull-up transistor output type	Output data Input data	Ports P7, PA and PB are provided exclusively for output operation. Ports P2, P3, P6 and P9 employ Schmitt trigger input. The Pch type MOS transistor can act as either a pull-up resistor (for Pu MOS output circuit) or an output transistor (CMOS output circuit), which depends on its driving capability. CMOS output type: P2, P3, P6, P9 and PC. Pu MOS output P0, P1, P4, P5, P7, PA and PB.

ii) The output type of P8 can be selected from the following two options. Please note that the output types for the port pins can be specified in bit units.



iii) Comparator input of the PD and tristate input of the PE can be specified in your user application program.

User option specification


To select desired user options, you must write appropriate data into the user option specification area in the on-chip EPROM. The user option specification will be discussed in detail on the following pages.

How to write data in the user option specification area and the program area in the on-chip EPROM

- (1) Writing option codes to the user option specification area
 - Use the cross assembler for the LC66516 mask programmed ROM-version microcontroller when you write option codes in the user specification area. When your source application program is assembled, the option data will be stored in the user option specification area (3FF8 through 3FFF). In addition to the above writing, you are allowed to write option data directly into the user option specification area in the on-chip EPROM. In this case, making references to the option code specification list on the next page will be a "must".
- (2) Writing program into the on-chip EPROM program area

An EPROM writer available on your local market can be used to write program into the on-chip EPROM program area. In this case, the EPROM writer (27128 EPROM writer) must be used together with the dedicated writer board because the pin conversion (64 into 28) is required. The dedicated writer board is shown below.

Please note that the EPROM writer must be either an ADVANTEST product or the EVA800/850 accessory writer. Such an EPROM writer enables you to write your application program into the EPROM in Intel high-speed writing method.



- (3) How to erase the contents of the on-chip EPROM
 - To erase the contents of the on-chip EPROM, you can use an EPROM eraser available on your local market.

2. ADVANTEST is a registered trademark of

ADVANTEST Corporation.

Option code specification list

ROM address	Bit		Optional item	Option data and selections
	7			
	6		Unused	Always set to "0".
-	5 4		Oscillation circuit type	1: Ceramic resonator oscillation. 0: RC oscillation or external clock source
3FF8H	3	P8		SS. STITE TO STATE OF STATE
	2	P1	Output level at the	1="H"-level, 0="L"-level
	1	P0	system reset	
	0		hdog timer function option	1: Selected. 0: Not selected.
	7	P13		
-	6	P12	Output circuit type	/1=PU, 0=OD
	5 4	P11 P10		
3FF9H	3	P03		// % % //
	2	P02	Output circuit type	1=RU ₂ 0=OB
	1	P01	Output circuit type	1-8-9-0-05
	0	P00		
	7	P33	Unused	Always set to "0".
-	<u>6</u> 5	P32 P31	Output circuit type	1)PU, 0=OD
	4	P31 P30	Output circuit type	1#PU, 0=OD
3FFAH	3	P23	, and the second	
	2	P22	Output circuit type	1=P U , Q ≜OD
	1	P21	Output circuit type	1=F9, V=OD
	0	P20	and the second s	//
	7	P53	the state of the s	
-	<u>6</u> 5	P52 P51	Output circuit type	/1=PU, 0=OD
	4	P51		
3FFBH	3	P43	2.4	
3FFВН	2	P42	Output circuit type	1=PU, 0=OD
3FFBН	1	P41	Output offent type	1-10,0=00
	0	P40	11	
	7	P73		
	<u>6</u> 5	P72 P71	Output circuit type	1=PU, 0=OD
	4	P70		
3FFCH	3	P63		
	2	P62	Output circuit type	1=PU, 0=OD
	1	P61	Janpur Gircuit Mae	1-10,0-00
	0	P60	437-38-77	
	7	P93 // //		
	<u>6</u> 5	P92 P91	Output circuit type	1=PU, 0=OD
0555	4	P.90		
3FFDH	3	∮ P83		
	2	/ P82	Output circuit type	1=PD, 0=OD
[1 /	P81	Output should type	1-, 5, 0-05
	0 1	P80	2 2	
	7	PB3 PB2	N 1/	
	5/	PB2 PB1	Output circuit type	1=PU, 0=OD
05551		PB0	12	
3FFEH	// 3	PA3	11	
4	2	PA2	Output circuit type	1=PU, 0=OD
Right T	1,130	PA1		
	<u>0</u> 3	PA0	ji .	
and the second second	7 6.			
	5		Unused	Always set to "0".
/3∉FFH ₫	4	Server Merchan		
JARTHH (3.	PC3		
William Willia	-2	// PC2	Output circuit type	1=PU, 0=OD
-	N. Y	PC1	Calpar Should typo	
	0	PC0		

Remarks:

PU --- Pull-up MOS type resistance output

PD --- Pull-down MOS type resistance output

OD --- Open-drain output

Note: The pull-up MOS type resistance output represents the pull-up MOS (Pu MOS) type resistor output circuit and the complementary MOS (CMOS) type output circuit.

Specifications

Absolute Maximum Ratings at Ta = 25°C, $V_{SS}=0V$

Parameter	Symbol	Pins applicable and related information	Conditions	Ratings	Unit	Note
Supply voltage	V _{DD}	V _{DD}		-0.3 to +7.0	. V	
Input voltage	V _{IN} (1)	P2, P3 (except P33/HOLD) and P6.		-0.3 to +15.0	V	1
	V _{IN} (2)	All the pins other than the above		−0,2 to V _{DD} +0,3	V	2
Output voltage	V _{OUT} (1)	P2,P 3 (except P33/HOLD), P6, P7 and PA.		-0.3 to ±15 .0	Ŵ.	11
Supply voltage Input voltage	V _{OUT} (2)	All the pins other than the above.		-0.3 to V _{DD} +0.3	V	² ² 2
	I _{ON} (1)	P0, P1, P2, P3 (except P33/HOLD), P4, P5, P6,P8,P9 and PC.	g de de de la companya de la company	4	mA .	3
	I _{ON} (2)	P7, PA, PB		20,	mA	3
	-l _{OP} (1)	P0, P1, P4, P5, P7, PA, PB		2	mA .	4
	-l _{OP} (2)	P2, P3 (except P33/HOLD), P6, P8, P9 and PC.	// 83	4	mA	4
	ΣI _{ON} (1)	P2, P3 (except P33/HOLD), P4, P5, P6, P7 and P8.		75	mA	3
Pin total current	ΣI _{ON} (2)	P0, P1, P9, PA, PB, PC		75	mA	3
T III total ourion	–Σl _{OP} (1)	P2, P3 (except P33/HOLD), P4, P5, P6, P7 and P8.		25	mA	4
	-Σl _{OP} (2)	P0, P1, P9, PA, PB, PC		25	mA	4
	Pd max	Ta=10 to 40°C	DIC 64S	600	mW	
	Topr			10 to 40	°C	
Storage temperature	Tstg		and the second s	-55 to +125	°C	

- Note 1: Applicable only to the pins with open drain output circuit. Otherwise, refer to the values listed in the "all the pins other than the above column.

 Note 2: As far as oscillation input and output are concerned, the voltage range can cover the self-oscillating level.
- Note 3: Sink current. As far as the P8 is concerned, these parameters can apply only to the CMOS output circuit.
- Note 4: Source current. Apply to the both of the pull-up output circuit and the CMOS output circuit except for P8.

Allowable operating conditions at Ta \neq 10°C to 40°C, V_{SS} =0V, unless otherwise noted

Parameter	symhat:	Pins applicable	Conditions			Ratings		Unit	Note
1 diameter			Conditions	V _{DD} (V)	min	typ	max	Uniii	2
Operating supply voltage	∘VDD	Your //			4.5	5.0	5.5	V	
Memory backup voltage	"V _{BB} (H)	V _{DD}	With HOLD mode "ON"		1.8		5.5	V	
Input high-level voltage	V _{IH} (1)	P2, P3(except P33/ HQLD) and P6.	With output Nch transistor "OFF"	4.5 to 5.5	0.75V _{DD}		+13.5	V	1
	ViH(2)	P33/HOLD, P9 RES OSC1	With output Nch transistor "OFF"	4.5 to 5.5	0.75V _{DD}		V_{DD}	V	2
	V _{IH} (3)	PO, P1, P4, P5, PC, PD, PE	With output Nch transistor "OFF"	4.5 to 5.5	0.7V _{DD}		V _{DD}	V	3
	VIH(4)	PE	With tristate input mode selected	4.5 to 5.5	0.8V _{DD}		V _{DD}	V	

Continued from preceding page.

	Par	ameter	Symbol	Pins applicable	Pins applicable Conditions		Ratings		Unit	Note	
	ı uı		Cymbol	Time applicable	Cortainorio	V _{DD} (V)	min	typ	max	Onic	ž
	rmed ut vol	liate level tage	V _{IM}	PE	With tristate input mode selected.	4.5 to 5.5	0.4V _{DD}		0.6V _{DD}	V	
1 .	hase age	input	VСММ	PD, PC2, PC3	With comparator input mode selected	4.5 to 5.5	1.0		V _{DD} -1:5	V	
			V _{IL} (1)	P2, P3(except P33/ HOLD), P6, P9 and RES.	With output Nch transistor "OFF"	4.5 to 5.5	V s s	14	0:2 5 ∜DD	y //	2
1 .	ut Iow age	v-level	\/ (2)	P33/HOLD		404-55	# N	3/2	0.25\/	r de V	
	ago		V _{IL} (2)		1400	1.8 to 5.5	Vss Vss		0.25V _{DD}	* V	
			V _{IL} (3)	P0, P1, P4, P5, PC, PD, PE, TEST	transistor "OFF"	4.5 to 5.5	Vss		0:3V _{DD}	V	3
			V _{IL} (4)	PE	With tristate input mode selected.	4.5 to 5.5	Vss		0.2V _{DD}	V	
1 .	tructi	g frequency on cycle	fop (TCYC)			4.5 to 5.5	0.4 (10)		4.35 (0.92)	MHz (μs)	
	Fred	quency	fext		Please refer to Figure 1. As it shows, input clocks, reach the OSCI pin from an external clock source and the OSC2 pin should be left open. The scillation circuit entitle should be "external clock input".	4.510.5.5	0,4		4.35	MHz	
External clock input mode	Puls	se width	textH textL	OSC1	Please refer to Figure 1 As it shows, input clocks reach the OSC1 pir from an external clock source and the OSC2 pin should be left open. The oscil- lation circuit priton should be aptennal clock input.	4 5 to 5.5.	70			ns	
Exte	Rise	e and Fall es	textR textF		Please refer to Figure 1. As it shows, input clocks read the OSC 1 pin from an external clock source and the OSC 2 pin should be left open. The oscillation gives option should be "external clock input."	4.5 to 5.5			30	ns	
mode	esonator	Oscillation frequency	fCF	OSC1, OSC2	Refer to 4MHz	4.5 to 5.5		4.0		MHz	
oscillation mode	Ceramic resonator oscillation	Oscillation stabilization time period	tCFS /		Refer to 4MHz Figure 8	4.5 to 5.5			10	ms	
self	ı	ernal R and onstants	Cext Rext	OSC1, OSC2	Refer to Figure 4	4.5 to 5.5		100 2.2		pF kΩ	

- Note 1: These values apply to the case where the open-drain circuit type has been specified. Note that the $P33/\overline{HOLD}$ pin is not included (refer to the values listed in V_{IH} (2) column and that the pins P2, P3 and P6 cannot be used as the input pins as far as the CMOS output circuit type has been employed.
- Note 2: These values apply to the case where the open drain circuit type has been selected. Note that the pin P9 cannot be used as the input pin as far as the CMOS type output circuit has been employed.
- Note 3. When the pin PE has been selected as the tristate input pin, the values listed in the $V_{IH}(4)$, V_{IM} and $V_{IL}(4)$ columns should apply to the pin. Note that the pin PC cannot be used as the input pin as far as the CMOS type output circuit has been employed.

Electrical chracteristics at Ta = 10° C to 40° C, V_{SS} =0V, unless otherwise noted

Parameter		Symbol	Pins applicable	Conditions V _{DD} (V)			Unit	Note		
		- Cyllibol	Time applicable			min	typ max		O'llic	Ž
		I _{IH} (1)	P2, P3(except P33/ HOLD) and P6.	VIN = 13.5V With output Nch transistor "OFF"	4.5 to 5.5			5.0	μΑ	1
Input high-level current		I _{IH} (2)	P0, P1, P4, P5, P9, PC, OSC1, RES and P33/HOLD. Note that the PD, PE, PC2, and PC3 are not included.	V _{IN} = V _{DD} With output Nch transistor "OFF"	4.5 to 5.5			1.0	ųΑ	1
		I _{IH} (3)	PD, PE, PC2, PC3	VIN = VDD With output Nch transistor "OFF"	4.5 to 5.5			1.0	μA	1
Input low-level current		I _{IL} (1)	Input pins otner than PD, PE, PC2 and PC3	VIN = Vss With output Nch transistor "OFF"	4.5 to 5.5	-1.0			μΑ	2
		I _{IL} (2)	PC2, PC3, PD, PE	VIN = Vss With output Nch transistor "OFF"	4.5 to 5,5	+1.0			μА	2
		V _{OH} (1)	P2, P3(except P33/ HOLD), P6, P8, P9, and	I _{OH} = -1mA	4.5 to 5.5	V _{DD} -4.0		<i>Ş</i> *	V	3
Output high-level voltage		On v	PC.	I _{OH} = -0.1mA	4.5 to 5.5	V _{DD-} 0.5			V	3
		V _{OH} (2)	P0, P1, P4, P5, P7, PA,	ΙΟΗ = -200μΑ	4:5	2.4			V	4
		OIK 7	PB	IOH = -130μΑ	4.5 to 5.5	V _{DD} −1.35	A CONTRACTOR OF THE PARTY OF TH		V	4
Out	put pull-up ent	IPO	P0, P1, P4, P5, P7, PA, PB	V _{IN} = Vss	5.5	-1.6			mA	4
Output low-level voltage		V _{OL} (1)	PO, P1, P2, P3, P4, P5, P6, P8, P9 and PC (except P33/ HOLD).	lor ≠1.6mA	4. \$ to 5.5			0.4	V	5
		V _{OL} (2)	P7, PA, PB	IOL = 10mA	4.5 to 5.5	5		1.5	V	
		I _{OFF} (1)	P2, P3, P6, P7, PA	V _{IN} = 13.5V	4.5 to 5.5			5.0	μΑ	6
Output-OFF leakage current		I _{OFF} (2)	Pins other than \$2, P3, P6, P7, P8 and PA	YIN ≅ ¥ĐD	4.5 to 5.5			1.0	μА	6
		I _{OFF} (3)	P8 //	V _{IN} = Vss	4.5 to 5.5	-1.0			μΑ	7
Con	nparator offset ent	VOFF	PD	V _{IN} = 1.0V to V _{DD} =1.5V	4.5 to 5.5		±50	±300	mV	
tics	Hysteresis voltage	VHYS		and the second s			0.1V _{DD}		V	
Schmitt characteristics	High-level threshold voltage	V#H	P2, P3, RES, P6, P9, OSC1 (RG, EXT)		4.5 to 5.5	0.5V _{DD}		0.75V _{DD}	V	
Schmit	Low-level threshold voltage	Vt L		<i>*</i>		0.25V _{DD}		0.5V _{DD}	V	
	oscillation uency range	RC	ØSC1, OSC2	Refer to Figure 4. C =100pF ±5% R = 2.2kΩ ±1%	4.5 to 5.5	2.0	3.0	4.0	MHz	

Continued from preceding page.

Parameter		symbol Pins applicable		Conditions		Ratings			Unit	Note	
	ı arameter		Symbol	Pins applicable	V _{DD} (V)		min typ max		max	Onit	ž
Serial timing clock	Cycle time	Data input tCKCA	^t CKCY			4.5 to 5.5	0.9			μs	
		Data output	ONOT			4.5 to 5.5	2.0		A STATE OF THE PARTY OF THE PAR	TCYC	
	Low-level and high-	Data input	tCKL	SCKO, SCK1	Refer to Figure 5 (timings) and Figure6 (test load).	4.5 to 5.5	0.4	// 4		μs	
	level pulse width	Data output	tCKH			4.5 to 5.5	1.0			Tcyc	
	Rise and	ita put	tCKR			4.5 to 5.5		A STATE OF THE STA		<i>3</i> ″	
	fall time	Data output	tCKF				1 2340		01	μs	
Serial input	Data setup t	time	^t ICK	SI0, SI1	Refer to Figure 5 (timings). Time periods based	4.5 to 5.5	0.3			μs	
Seria	Data HOLD time		^t CKI	010, 011	on the SCK0 and SCK1 clock rising edges(1).	4.5 to 5.5	0.3			μs	
Serial output	Output dela	у	[†] CKO	SO0, SO1	Refer to Figure 5 (timings) and Figure 6 (test load). Time period based on the SCK0 and SCK1 clock falling edges(\$\dpsi\$).	4 \$ to 5.5		A A A A A A A A A A A A A A A A A A A	0.3	μs	
Sui	INTO high-le and low-leve pulse width		^t IOH ^t IOL	INTO MARKET THE TOTAL PROPERTY OF THE PROPERTY	With INTO interrupt request input acceptable. With event counter (times 0) input or pulse width measuring input acceptable.		2			тсус	
Pulse input conditions	High-level a low-level pu width (INTC not included	ulse)	^t I1H ^t I1L	INT1, INT2, Figure 10, Figure 7.	With interrupt request inputs acceptable	4.5 to 5.5	2			TCYC	
Pu	PIN1 high-le and low-leve pulse width		^t PINH ^t PINL	PIN1	-With event counter (timer 1) input acceptable		2			TCYC	
	RES high-le and low-leve pulse width	el 🦽	¹ RSH ¹ RSL	RES	With reset request acceptable		3			T _{CYC}	
	nparator conse speed	y de la companya della companya della companya de la companya della companya dell	TRS	Refer to Figure 8.		4.5 to 5.5			30	μs	
Cur	rent drain du	ripici			4 MHz ceramic resonator oscillation			4.5	8	mA	
	is operation		DD OP	V _D D	4 MHz external clock source	4.5 to 5.5		6.5	11	mA	8
	And the Real Property of	1		L. Company of the Com	RC oscillation			4.0	8	mA	

Continued from preceding page.

Parameter	symbol	Pin applicable	Conditions	Limits			Unit	ote	
Falametei	Symbol		Conditions	V _{DD} (V)	min	typ	max	Offic	ž
Current drain during			4 MHz ceramic resonator oscillation	4.5 to 5.5		2,5	4.5	mA	
HALT operation mode	IDDHALT	V _{DD}	4 MHz external clock source			3.5	6:0	mA	
			RC oscillation			2.5	4.5	· Am,	Siz.
Current drain during HOLD operation mode	IDDHOLD	V _{DD}		1.8 to 5.5	and the state of t	0:01	10	μA	

- Note 1: Applicable to the case where input/output common ports have been set to open-drain output circuit type and the output Nch transistors have been in OFF state. Note that the input/output common ports cannot be used as the input port if they have been set to the CMOS output circuit type.
- Note 2: Applicable to the case where input/output common ports have been set to open-drain output circuit type and the output Nch transistors have been in OFF state. If the pull-up transistor output circuit type has been employed, please refer to the value listed in the output pull-up current column (IPO). Note that input/output common ports cannot be used as the input ports if they have been set to the CMOS output circuit type.
- Note 3: Applicable to the case where the ports have been set to the CMOS output circuit type and the output Nch transistors have been in OFF state. Also applicable to the P8 pin as far as it has been set to the Pch open-drain output circuit type.
- Note 4: Applicable to the case where the ports have been set to the pull-up resistor output circuit type and the output Nch transistors have been in OFF state.
- Note 5: Applicable to the case where the P8 pin has been set to the CMOS output circuit type.
- Note 6: Applicable to the case where the ports have been set to the open-drain output circuit type and the output Nch transistors have been in OFF state.
- Note 7: Applicable to the case where the port has been set to the open-drain output circuit type and the output Pch transistor has been in OFF state.
- Note 8: Reset mode.





Figure 2. Ceramic resonator oscillation circuit

Figure 3. Oscillation stabilization time






Figure 8. Comparator response speed (TRS) and output timing

LC66E516 RC oscillation characteristics

Figure 9 shows the RC oscillation characteristics of the LC66E516 microcontroller.

The RC oscillation frequency range that can be guaranteed is shown below with the external constants and other conditions:

 $2.0MHz \le fRC \le 4.0MHz$

External constants --- Cext = 100pF and Rext = $2.2k\Omega$ Ta = $10^{\circ}C$ to $40^{\circ}C$ and V_{DD} = 4.5V to 5.5V

If you are to employ the external constants other than the above, the Rext and the Cext should be within the range between T.B.D $k\Omega$ and T.B.D $k\Omega$, and between T.B.D pF and T.B.D pF, respectively. Please take a close look at the figure below. Note 10: With $V_{DD}=4.5V$ to 5.5V and Ta = 10°C to 40°C, the oscillation frequency to be selected should meet the requirement that the operating frequencies in the range between 0.4MHz and 4.3MHz must be provided without fail.




Figure 9. RC oscillation frequency reference values

Series Lineup

Type Number	Pins	ROM capacity	RAM cap	Package	Features
LC66304A/306A/308A	42	4K/6K/8KB	512W	DIP42S QFP48E	Normal version 4.0 to 6.0V/0.92μs
LC66404A/406/408A	42	4K/6K/8KB	512W	DIP42S QFP48E	4.0 to 0.0 v/0.92μs
LC66506B/508B/512B/516B	64	6K/8K/12K/16KB	512W	DIP64S QFP64A	A Company of the Comp
LC66354A/356A/358A	42	4K/6K/8KB	512W	DIP42S QFP48E	Low voltage version 2.2 to 5.5V/0.92μs
LC66354S/356S/358S *	42	4K/6K/8KB	512W	QFP44M	2.2 ιωφανίο.92με
LC66556A/558A/562A/566A	64	6K/8K/12K/16KB	512W	DIP64\$ QFP64E	
LC66354B/356B/358B	42	4K/6K/8KB	512W	DIP42S QFP48E	Low voltage high-speed version 3 0 to 5.5V/0.92µs
LC66556B/558B	64	6K/8KB	512W	DIP64S OFP64E	νειδιού 3.50 το 3.50/0.92μδ
LC66562B/566B	64	12K/16KB	512W	DIP64S QFP64E	
LC66E308	42	EPROM 8KB	512W	DIC42S* QFG48*	Evaluation-use windowed
LC66P308	42	OTPROM 8KB	,512W	DIP42S QFP48E	version & one-time version 4.5 to 5.5V/0.92µs
LC66E408	42	EPROM 8KB	512W	DIG42S* QFC48*	*:with window
LC66P408	42	OTPROM 8KB	512W	DIP42S OFP48E	.with window
LC66E516	64	EPROM 16KB	5 12W	DIC645*, QFC64*	
LC66P516	64	OTPROM 16KB	512W	DIP64S QFP64E	

*Note: Under develoment

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co. Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained berein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2001. Specifications and information herein are subject to change without notice.