

Four-Bit Single-Chip Microcontrollers with 8, 12, and 16 KB of On-Chip ROM

Overview

The LC662516A, LC662512A, and LC662508A are 4-bit CMOS microcontrollers that integrate on a single chip all the functions required in a special-purpose telephone controller, including ROM, RAM, I/O ports, a serial interface, a DTMF generator, timers, and interrupt functions. These microcontrollers are available in a 64-pin package.

Features and Functions

- On-chip ROM capacities of 8, 12, and 16 kilobytes, and an on-chip RAM capacity of 512 × 4 bits.
- Fully supports the LC66000 Series common instruction set (128 instructions).
- I/O ports: 58 pins
- DTMF generator
 - This microcontroller incorporates a circuit that can generate two sine wave outputs, DTMF output, or a melody output for software applications.
- 8-bit serial interface: Two-wire interface (16-bit data length. Supports cascade connection.)
- Instruction cycle time: 0.95 to 10 \(\mu s\) (at 3.0 to 5.5 \(\mathbf{N}\))
- · Powerful timer functions and prescalers

- Time limit timer, event counter, pulse width measurement, and square wave output using a 12-bit timer.
- Time limit timer, event counter, PWM output, and square wave output using an 8-bit timer.
- Time base function using a 12-bit prescaler.
- Powerful interrupt system with 11 interrupt factors and 8 interrupt vector locations.
 - *External interrupts: 3 factors/3 vector locations
 - Internal interrupts: 8 factors/5 vector locations
 (Waveform output internal interrupts: 3 factors and 1 vector; shared with external expansion interrupts)
- Flexible I/O functions

 Selectable options include 20mA drive outputs, inverter


 circuits, pull-up and open drain circuits.
- Optional runaway detection function (watchdog timer)
- 8-bit I/O functions
- Power saying functions using halt and hold modes.
- Packages: DIP64S, QIP64E (QFP64E)
- Evaluation ICs: LC665099 (evaluation chip) + EVA86K-ECB662500
 - LC66E2516(on-chip EPROM microcontroller)

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Package Dimensions


unit: mm

3071-DIP64S



unit: mm

3159-QFP64E




Series Organization

_			See a s				
Type No.	No. of pins	ROM capacity	RAM capacity	Pac	ckage	Features	
LC66304A/306A/308A	42	4 K/6 K/8 KB	512 W 🚜	DIP42S	QFP48É		
LC66404A/406A/408A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	Normal versions 4.0 to 6.0 V/0.92 µs	
LC66506B/508B/512B/516B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64A	4.0 to 0.0 γ/0.32 μ5	
LC66354A/356A/358A	42	4 K/6 K/8 KB	512 W	DJP42S	QFP48E		
LC66354S/356S/358S	42	4 K/6 K/8 KB	512 W	# //	QFP44M	Low-voltage versions 2.2 to 5.5 V/3.92 µs	
LC66556A/558A/562A/566A	64	6 K/8 K/12 K/16 KB	512 W	DIP64\$	QFP64E	2.2 to 3.3 7/3.92 μs	
LC66354B/356B/358B	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	Low-voltage high-speed versions	
LC66556B/558B/562B/566B	64	6 K/8 K/12 K/16 KB	512 W	DJP64S	QFP64E	3.0 to 5.5 V/0.92 µs	
LC66354C/356C/358C	42	4 K/6 K/8 KB	5 12 W	DIP42S	QFP48E	2.5 to 5.5 V/0.92 µs	
LC662104A/06A/08A	30	4 K/6 K/8 KB	384 W	ĎIP30SD	MFP30S	O LI DIME	
LC662304A/06A/08A/12A/16A	42	4 K/6 K/8 K/12 K/16 KB	512 W	DIP42S	QFP48E	On-chip DTMF generator versions 3.0 to 5.5 V/0.95 µs	
LC662508A/12A/16A	64	8 K/12 K/16 KB	512 W	DIP64S	QFP64E	0.0 to 0.0 1,0.00 pc	
LC665304A/06A/08A/12A/16A	48	4 K/6 K/8 K/12 K/16 KB	512 W	DIP48S	QFP48E	Dual oscillator support 3.0 to 5.5 V/0.95 µs	
LC66E308	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window		
LC66P308	÷42	OTPROM 8 KB	512 W	DIP42S	QFP48E		
LC66E408	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window	Window and OTP evaluation versions	
LC66P408	42	OTPROM 8 KB	512 W	DIP42S	QFP48E	4.5 to 5.5 V/0.92 μs	
LC66E516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window		
LC66P516 /	64	ØTPROM 16 KB	512 W	DIP64S	QFP64E		
LC66E2108	30 💆 🤌	EPROM 8 KB	384 W				
LC66E2316	42	EPROM 16 KB	512 W	DIC42S with window	QFC48 with window	Window evaluation versions	
LC66E2516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window	4.5 to 5.5 V/0.92 μs	
LC66E5316	52/48	EPROM 16 KB	512 W	DIC52S with window	QFC48 with window		
LC66P2108	30	OTPROM 8 KB	384 W	DIP30SD	MFP30S		
LC66P2316	42	OTPROM 16 KB	512 W	DIP42S	QFP48E	OTP	
LC66P2516	64	OTPROM 16 KB	512 W	DIP64S	QFP64E	4.0 to 5.5 V/0.95 μs	
LC66P5316	48	OTPROM 16 KB	512 W	DIP48S	QFP48E		

Pin Assignments


DIP64S



We recommend the use of reflow-soldering techniques to solder-mount QFP packages.

Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

System Block Diagram



- When DT, ML, and DP are used, only the SIO channel can be used for serial I/O.
- The INT3, INT4, and INT5 pins can be used with internal functions.

Differences between the LC665XX Series and the LC6625XX Series

		J 4	
Item	LC6650XB Series (Including the LC66599 evaluation chip)	LC6655XB Series	LC6625XX Series
System differences • Hardware wait time (number of cycles) when hold mode is cleared	65536 cycles About 64 ms at 4 MHz (Toyc = 1 µs)	16384 cycles About 16 ms at 4 MHz (Tcyc = 1 µs)	16384 cycles About 16 ms at 4 MHz (Tcyc = 1 μs)
Value of timer 0 after a reset (Including the value after hold mode is cleared)	Set to FF0.	Set to FFC.	Set to FFC.
DTMF generator	None (Tools are handled with external devices.)	None	Yes
• Inverter array	None (Tools are handled with external devices.)	None	Yes
Three-value inputs/comparator inputs	Yes	Yes	None
Three-state output from P31 and P32	None	None	Yes
Using P0 to clear halt mode	In 4-bit groups	In 4-bit groups	Can be specified for each bit.
External extended interrepts.	For N.73, INT4, and INT5. (Tools are handled with external devices.)	For INT3, INT4, and INT5.	INT3, INT4, and INT5 can be used with the internal functions.
• INT2 functions	Shared with P90 (INT2) (Tools are handled with external devices.)	Shared with P90 (INT2)	Shared with P53 (INT2)
Differences in main-characteristics • Operating power-supply voltage and operating speed (cycle time)	LC66506B/08B/12B/16B 4.0 to 6.0 V/0.92 to 10 μs LC66E516/P516 4.5 to 5.5 V/0.92 to 10 μs	• 3.0 to 5.5 V/0.92 to 10 µs • LC6655XA, 56XA 2.2 to 5.5 V/3.92 to 10 µs 3.0 to 5.5 V/1.96 to 10 µs	3.0 to 5.5 V/0.95 to 10 μs
Pull-up resistors	P0, P1, P4, and P5: about 3 to 10 kΩ	P0, P1, P4, and P5: about 3 to 10 k Ω	P0, P1, P4, and P5: about 100 kΩ
Port voltage handling	P2, P3, P6, P7, and PA: 15V handling Others: Normal voltage	P2, P3, P6, P7, and PA: 15V handling Others: Normal voltage	P2, P3, P61, P63, and PA: 15V voltage handling Others: normal voltage

Pin Function Overview

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P00 P01 P02 P03	I/O	I/O ports P00 to P03 Input or output in 4-bit or 1-bit units P00 to P03 support the halt mode control function (This function can be specified in bit units.)	Pch: Pull-up MOS type Nch: Intermediate sink current type	Pull-up MOS or Nch OD output Output level on reset	High or low (option)	Hold mode: Output off Halt mode: Output retained
P10 P11 P12 P13	I/O	I/O ports P10 to P13 Input or output in 4-bit or 1-bit units	Pch: Pull-up MOS type Nch: Intermediate sink current type	Pull-up MOS or. Nch OD output Output level on reset.	High or low (option)	Fiold mode: Output off Halt mode: Output retained
P20/SI0 P21/SO0 P22/SCK0 P23/INT0	I/O	I/O ports P20 to P23 Input or output in 4-bit or 1-bit units P20 is also used as the serial input SI0 pin. P21 is also used as the serial output SO0 pin. P22 is also used as the serial clock SCK0 pin. P3 is also used as the INT0 interrupt request pin, and also as the timer 0 event counting and pulse width measurement input.	Pch: CMOS type Nch: Intermediate sink current type Nch: +#5/ handling when OD option selected • Pch: CMOS type • Nch: +#5/ handling when OD	CMOS or Neth OD output	Н	Hold mode: Output off Halt mode: Output retained
P30/INT1 P31/POUT0 P32/POUT1	I/O	I/O ports P30 to P32 Input or output in 3-bit or 1-bit units P30 is also used as the INT1 interrupt request. P31 is also used for the square wave output from timer 0. P32 is also used for the square wave and PWM output from timer 1. P31 and P32 also support 3-state outputs.	Pch, CMOS type Nch, intermediate sink current type Nch, +15V handling when OD option selected • Pch, CMOS type • Nch, +15V handling when OD	CMOS or Nch OD output	н	Hold mode: Output off Halt mode: Output retained
P33/HOLD		Hold mode control input Hold mode is set up by the HOLD instruction when HOLD is low. In hold mode, the CPU is restarted by setting HOLD to the high-level. This pin cain be used as input port P33 along with P30 to P32. When the P33/HOLD pin is at the low level, the CPU will not be reset by a low level on the RES pin. Therefore, applications must not set P33/HOLD low when power is first applied.	and the state of t			
P40/iNv0l P41/INV0O P42/INV1I P43/INV1O	NO	I/O ports P40 to P43 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P50 to P53. Can be used for output of 8-bit ROM deta when used in conjunction with P50 to P53. Dedicated inverter circuit (option)	Pch: Pull-up MOS type CMOS type when the inverter circuit option is selected Nch: Intermediate sink current type	Pull-up MOS or Nch OD output Output level on reset Inverter circuit	High or low or inverter I/O (option)	Hold mode: Port output off, inverter output off Halt mode: Port output retained, inverter output continues

Continued from preceding page.

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P50 P51 P52 P53/INT2	1/0	I/O ports P50 to P53 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P40 to P43. Can be used for output of 8-bit ROM data when used in conjunction with P40 to P43. P53 is also used as the INT2 interrupt request.	Pch: Pull-up MOS type Nch: Intermediate sink current type	Pull-up MOS of Nch OD output Output level on reset	High or low (option)	Hold mode: Output off Halt mode: Output retained
P60/SI1/ML P61/S01/ P62/	I/O	 I/O ports P60 to P63 Input or output in 4-bit or 1-bit units P60 is also used as the SI1 serial input pin and as the ML melody output pin. P61 is also used as the SO1 serial output pin. 	Pch: CMOS type Nch: Intermediate sink current type Nch: +15V handling when OD	CMOS or Nch OD output (When the ML or DT output is used, select open drain	Н	Hold mode: Output off
SCK1/DT/ P63/PIN1		 P62 is also used as the SCK1 serial clock pin and the DT dial tone output pin. P63 is also used for the event count input to timer 1. 	option selected (R61 and R63 only)	output and provide an external pull-up resistor.)		Halt mode: Output retained
P70 P71 P72 P73	0	Output ports P70 to P73 Output in either 1-bit or 4-bit units. The contents of the output latch are input by input instruction.	Poh: Pu MOS Nob* Intermediate sink current type **The company of the current stype** **The current stype** **T	Pull-up MOS or Nch	н	Hold mode: Output off Halt mode: Output retained
P80 P81 P82 P83	0	Output ports P80 to P83 Output in either 1-bit or 4-bit units The contents of the output latch are input by input instruction.	Pich: Ru MOS Non; Intermediate sink current type	CMOS or Pch OD output Output level on reset	High or low (option)	Hold mode: Output off Halt mode: Output retained
P90 P91 P92 P93	I/O	I/O ports P90 to 93. • Input or output in either 1-bit of 4-bit units.	Pch: CMOS Nch: Intermediate sink current type	CMOS or Nch OD output	н	Hold mode: Output off Halt mode: Output retained
PA0 PA1 PA2 PA3	0	Output ports PA0 to PA3 • Output in either 1-bit or 4-bit units. • The contents of the output latch are input by input instruction.	Pch: Pu MOS • Nch: +15-V handling when OD option selected	Pull-up MOS or Nch OD output	н	Hold mode: Output off Halt mode: Output retained
PB0 PB1 PB2 PB3	0	Output ports PB0 to PB3 • Qutput in either 1-bit or 4-bit units. • The contents of the output latch are input by input instruction.	Pch: Pull-up MOS Nch: Intermediate sink current type	Pull-up MOS or Nch OD output	н	Hold mode: Output off Halt mode: Output retained
PC0 PC1	I/O	I/O ports PC0 to PC3 • Output in either 1-bit or 4-bit units.	Pch: CMOS Nch: Intermediate sink current	CMOS or Nch OD output	High or inverter I/O	Hold mode: Port output off Inverter output off
PC2/INV2I PC3/INV2O	,,0	Dedicated input ports PC2 to PC3 Dedicated inverter circuits (option)	type	Inverter circuit	(option)	Halt mode: Port output retained Inverter output retained

Continued from preceding page.

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
PD0/INV3I PD1/INV3O PD2/INV4I PD3/INV4O	ı	Dedicated input ports PD0 to PD3 Dedicated inverter circuits (option)	When the inverter circuit option is selected. Pch: CMOS type Nch: Intermediate sink current type	Inverter circuits	Normal input or inverter t/O (option)	Inverter • Hold mode: output off • Halt mode: output continues
PE0 PE1	ı	Dedicated input ports	and the state of t			Høld mode: input disabled Halt mode: input enabled
OSC1 OSC2	0	System clock oscillator connections When an external clock is used, leave OSC2 open and connect the clock signal to OSC1.		Ceramic oscillator or external clock selection	Öption selection	Hold mode: Oscillator stops Halt mode: Oscillator continues
RES	ı	System reset input When the P33/HOLD pin is at the high level, a low level input to the RES pin will initialize the CPU.				
TEST	ı	CPU test pin This pin must be connected to V _{SS} during normal operation.				
V _{DD} V _{SS}		Power supply pins		<u> </u>		

Note: Pull-up MOS type: The output circuit includes a MOS transistor that pulls the pin up to V_{DB}. CMOS output: Complementary output.

OD output: Open-drain output

User Options

1. Ports 0, 1, 4, 5, and 8 output level at reset option

The output levels at reset for I/O ports 0, 1, 4.5, and 8 in independent 4-bit groups, can be selected from the following two options.

Option	8 3	Conditions and notes
Output high at reset	A STATE OF THE STA	The four bits of ports 0, 1, 4, 5, or 8 are set in a group
Output low at reset	£ //	The four bits of ports 0,1,4,5, or 8 are set in a group

2. Oscillator circuit options

• Main clock

Option	Circuit	Conditions and notes
External clock	OSC1	The input has Schmitt characteristics
Ceramic oscillator	C1 OSC1 Ceramic oscillator C2 OSC2	

Note: There is no RC oscillator option.

3. Watchdog timer option

A runaway detection function (watchdog timer) can be selected as an option.

4. Port output type options

• The output type of each bit (pin) in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, P7, P9, PA, PB, and PC can be selected individually from the following two options. (in1-bit units)


Option	Circuit	Conditions and notes
Open-drain output	Output data Input data	The ports P2, B3, P5, P6, and P9 inputs have Schmitt characteristics. P7, PA, and P8 are output-only ports.
Output with built-in pull-up resistor	Output data DSB	The ports P2, P3, P5, P6, and P9 inputs have Schmitt characteristics. The CMOS outputs (ports P2, P3, P6, P9, and PC) and the pull-up MOS outputs (P0, P1, P4, P5, P7, PA, and PB) are distinguished by the drive capacity of the p-channel transistor.

• The two options can be specified for P8 (in 1-bit units).

Option	Circuit		Conditions and notes
Open-drain output		Öutput dafa	
Output with built-in pull-up resistor (CMOS output)	DSB	Output data	

5. Inverter array circuit option

One of the following options can be selected for each of the following port sets: P40/P41, P42/P43, PC2/PC3, PD0/PD1, and PD2/PD3. (PDs do not use option 1 because they are dedicated to input.)



LC662516 Series Option Data Area and Definitions

ROM area	Bit		Option specified	Option/data relationship	
	7	P5	Output level at reset	0 = high level, 1 = low level	
	6	P4	Output level at leset	/	
	5	Unused		This bit must be set to 0	
3FF0H	4	Oscillator	option	0 = external clock, 1 = ceramic oscillator	
	3 P8				
	2	P1	Output level at reset	0 = low level, 1 = high level	
	1	P0			
	0		timer option	0 = none, 1 = yes	
	7 6	P13 P12			
	5	P11	Output type	0 = QD, 1 = PU	
	4	P10			
3FF1H	3	P03			
	2	P02	/,		
	1	P01	Output type	0 = QD 4 = PU	
	0	P00			
	7	Unused		This bit must be set to 0.	
	6	P32			
	5	P31	Output type	0 = QD, 1 = PU	
055011	4	P30			
3FF2H	3	P23		. 11	
	2	P22	Output type	0 = OD, 1= PU	
	1	P21	Output type	0 = OD, 1 = PO	
	0	P20			
	7	P53		11	
	6	P52	Output type	0 = OD, 1 = PU	
	5	P51		0 - 05, 1 - 1 0	
3FF3H	4	P50	1/ <u>***</u> //		
	3	P43			
	2	P42	Output type	0 = OD, 1 = PU	
	1	P41			
	7	P40			
	6	P73 // P72 //			
	5	P7.1	Output type	0 = OD, 1 = PU	
	4	₽ 70			
3FF4H	3	P63			
	2/ /	P62			
	, ² 1, ²	P61	Qutput type	0 = OD, 1 = PU	
	1 0	₽60			
_j z de	7 7	P93	Ž		
garenda gelegia	6	P92	Output type	0 = OD, 1 = PU	
and the second	.∌ 5 , %	P91	Output type	0 - OD, 1 = FO	
3FF5H	4	₽90			
	3	P83			
The State of the S	<u>2</u>	P82	output type	0 = OD, 1 = PU	
Control of the Contro	40	P.81			
77.00	0	/P80			
	7	PB3			
	6	PB2	Output type	0 = OD, 1 = PU	
	5 4	PB1 PB0			
3FF6H	3	PB0 PA3			
	2	PA2			
	1	PA1	Output type	0 = OD, 1 = PU	
	0	PA0			
			<u>I</u>	Continued on next page	

Continued from preceding page.

ROM area	Bit		Option specified	Option/data relationship
	7			
	6			
	5	Unused		This bit must be set to 0.
3FF7H	4			
311711	3	PC3		
	2	PC2	Output type	0 = OD, 1 = PU
	1	PC1		
	0	PC2		// % 4 //
	7	ML disable	ed option	0 = disabled 1 = enabled
	6 5	Unused Unused		This bit must be set to 1. This bit must be set to 1.
	4	PD3		I nis bit must be set to 1.
3FF8H	3	PD1		
	2	PC3	Inverter output	0 = inverter output 1 ≆ none
	1	P43	inverter output	0-1111111111111111111111111111111111111
	0	P41		
	7			
	6	l		
	5	Unused		This bit must be set to 0.
3FF9H	4			
35590	3			. //
	2	Unused		This bit must be set to 0.
	1	Onuseu		This big mast be set to 0.
	0			J. J.
	7			
	6	Unused		This bit must be set to 0.
	5			
3FFAH	3			
	2			
	1	Unused		This bit must be set to 0.
	0			
	7	g de la companya de		
	6	11		T1: 1:
	5	Unused		This bit must be set to 0.
3FFBH	4	And the second		
311 111	3 🦟	1 1		
	2/	Unused	k. 2 //	This bit must be set to 0.
	, ² 1, ²	(31×2°		31 35. 35. 15 51
,,	<i>/</i> /0		<u> </u>	
and the second	7 7			
Jac and	6	Unused		This bit must be set to 0.
get de la company				
3₽FÇĤ	4			
[2			
Charles of the Control of the Contro	- 10 40	Unused	P	This bit must be set to 0.
A Part of the State of the Stat	0			
	74	11		
	6	J. Free.		
	5			
35557	4	Bosse :	Must be set to prodefined data velve-	This data is generated by the assembler.
3FFDH	3	rteserved.	Must be set to predefined data values.	If the assembler is not used, set this data to 00.
	2			
	1			
	0			
				Continued on next page.

Continued from preceding page.

ROM area	Bit	Option specified	Option/data relationship
	7		
	6		
	5		
3FFEH	4	Reserved. Must be set to predefined data values.	This data is generated by the assembler.
SITER	3	neserved. Must be set to predefined data values.	If the assembler is not used, set this data to 00.
	2		
	1		
	0		
	7		
	6		
	5		
3FFFH	4	Reserved. Must be set to predefined data values.	This data is generated by the assembler.
311111	3	riveserved. Must be set to predefined data values.	If the assembler is not used, set this data to 00.
	2		
	1		
	0		

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0$ V

Parameter	Symbol	Conditions	Ratings	Unit	Note
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V	
Input voltage	V _{IN} 1	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +15.0	V	1
-	V _{IN} 2	All other inputs	-0.3 to V _{DD} + 0.3	V	2
Output voltage	V _{our} 1	P2, P3 (except for the P33/HOLD pin), P61, P63, and PA	-0.3 to +15.0	V	1
	.₩ _{O,⊎} т2	All other inputs	-0.3 to V _{DD} + 0.3	V	2
	I _{ON} 1	P0, R1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, P7, P8, P9, PA, PB, PC, PD1, PD3	20	mA	3
	I _{ON} 2	P41, P43, PC3, PD1, PD3	20	mA	3
Output current per pin	¬lorita.	P0, P1, P4, P5, P7, PA, PB	2	mA	4
	, √, H _{OP} 2	P2, P3 (except for the P33/HOLD pin), P6, P8, P9, and PC	4	mA	4
	-I _{OP} 3	P41, P43, PC3, PD1, PD3	10	mA	4
	ΣΙομί	P0, P1, P2, P3 (except for the P33/HOLD pin), PB, PC, and PD	75	mA	3
Total pin aurrent		/P4, P5, P6, P7, P8, P9, and PA	75	mA	3
Total pin current	Σ l _{OP} 1	P0, P1, P2, P3 (except for the P33/HOLD pin), PB, PC, and PD	25	mA	4
	Σ l _{op} 2	P4, P5, P6, P7, P8, P9, and PA	25	mA	4
Allowable power dissipation	Pd max	Ta = -30 to +70°C: DIP64S (QFP64E)	600 (430)	mW	5
Operating temperature	Topr		-30 to +70	°C	
Storage temperature	# Tstg		-55 to +125	°C	

Note: 1. Applies to pins with open drain output specifications. For pins with other than open-drain output specifications, the ratings in the pin column for that

- 2. For the oscillator input and output pins, levels up to the free-running oscillation level are allowed.
 3. Sink current (Applies to P8 when the CMOS output specifications and applies to PD when the inverter array specifications are selected.)
- 4. Source current Applies to all pins except P8 for which the pull-up output specifications, the CMOS output specifications, or the inverter array specifications have been selected. Applies to PD pins for which the inverter array specifications have been selected.)
- Contact your Sanyo representative for details on the electrical characteristics when the inverter array specifications option is selected.
- 5. We recommend the use of reflow soldering techniques to solder mount QFP packages. Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

Allowable Operating Ranges at Ta = -30 to $+70^{\circ}C$, $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 5.5 V, unless otherwise specified.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Operating supply voltage	V _{DD}	V _{DD}	3.0	A Section	5.5	V	
Memory retention supply voltage	$V_{DD}H$	V _{DD} : During hold mode	1.8	1	5.5	V	
	V _{IH} 1	P2, P3 (except for the P33/HOLD pin), P61, and P63: N-channel output transistor off	0.8 V _{DD}	1	13.5	V	1
Input high-level voltage	V _{IH} 2	P33/HOLD, P5, P60, P62, P9, RES, OSC1: N-channel output transistor off	0.8 V _{DD}		V_{DD}	N. W.	2
	V _{IH} 3	P0, P1, P4, P5, PC, PD, PE: N-channel output transistor off	0.8 V _{DD}		$N_{ m DD}$	Z V sale	3
	V _{IL} 1	P2, P3 (except for the P33/HOLD pin), P5, P6, P9, RES, and OSC1: N-channel output transistor off	V _{SS}		0.2 V _{DD} *	Market V	2
Input low-level voltage	V _{IL} 2	P33/ HOLD : V _{DD} = 1.8 to 5.5 V	V _{SS}	400	0.2 N _{DD}	٧	
	V _{IL} 3	P0, P1, P4, P5, PC, PD, PE, TEST: N-channel output transistor off	Vss		0.2 V _{DD}	٧	3
Operating frequency (instruction cycle time)	fop (Tcyc)	1/	0.4 (10)		4.2 (0.95)	MHz (µs)	
[External clock input conditions]							
Frequency	f _{ext}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	0.4	A A A A A A A A A A A A A A A A A A A	4.2	MHz	
Pulse width	t _{extH} , t _{extL}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	100			ns	
Rise and fall times	$t_{\text{extR}}, t_{\text{extF}}$	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave QSC2 open. (External clock input must be selected as the oscillator circuit option.)			30	ns	

- Note: 1. Applies to pins with open-drain specifications. However, V_{IH}2 applies to the P33/HQLD pin.

 When ports P2, P3, and P6 have CMOS output specifications they cannot be used as input pins.

 2. Applies to pins with open-drain specifications. P9 port pins with CMOS output specifications cannot be used as input pins.

 3. PC port pins with CMOS output specifications cannot be used as input pins.

 Contact Sanyo for details on the allowable operating ranges for P4 PC, and PD pins with inverter array specifications.



Electrical Characteristics at Ta = -30 to $+70^{\circ}C$, $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 5.5 V unless otherwise specified.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
	I _{IH} 1	P2, P3 (except for the P33/ $\overline{\text{HOLD}}$ pin), P61, and P63: V _{IN} = 13.5 V, with the output Nch transistor off		100	5.0	μΑ	1
Input high-level current	I _{IH} 2	P0, P1, P4, P5, P6, P9, PC, TEST, $\overline{\text{RES}}$, and P33/ $\overline{\text{HOLD}}$ (Does not apply to P61 and P63.): $V_{\text{IN}} = V_{\text{DD}}$, with the output Nch transistor off	1		1.0	₩ A	1
	I _{IH} 3	PD, PE: V _{IN} = V _{DD} , with the output Nch transistor off			4.0	μA	1
lanut love lovel everent	I _{IL} 1	Input ports other than PD and PE3: V _{IN} = V _{SS} , with the output Nch transistor off		3 3 6 6 6		μA	2
Input low-level current	I _{IL} 2	PD, PE: V _{IN} = V _{SS} , with the output Nch transistor off	-1.0			μA	2
Output high-level voltage	V _{OH} 1	P2, P3 (except for the P33/HOLD pin), P6, P8, P9, and PC: I _{OH} = -1 mA P2, P3 (except for the P33/HOLD pin), P6, P8, P9, and PC: I _{OH} = -0.1 mA	V _{DØ} ₹ 1.0			٧	3
Value of the output pull-up resistor	R _{PO}	P0, P1, P4, P5, P7, PA, and PB	30	100	300	kΩ	
	V _{OL} 1	P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, PA, PB, and PC (except for the P33/HOLD ph): I _{OL} = 1.6 mA		11	0.4	٧	5
Output low-level voltage	V _{OL} 2	P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, PA, PB, and PC (except for the P33/HOLD pin); 10, = 8 mA.			1.5	V	5
	I _{OFF} 1	P2, P3, P61, P63, and PA, V _{IN} = 13.5 V			5.0	μA	6
Output off leakage current	I _{OFF} 2	Does not apply to P2, P3, P61, P63, P8, and PA: V _{IN} = V _{DD}			1.0	μA	6
	I _{OFF} 3	P8: V _{IN} = V _{SS}	_1.0			μA	7
[Schmitt characteristics]			1				
Hysteresis voltage	V _{HYS}			0.1 V _{DD}		V	
High-level threshold voltage	Vt _H	P2, P3, P5, P6, P61, P9, RES, OSC1 (EXT)	0.5 V _{DD}		0.8 V _{DD}	V	
Low-level threshold voltage	Vt L		0.2 V _{DD}		0.5 V _{DD}	V	
[Ceramic oscillator]							
Oscillator frequency	f _{CF}	OSC1, OSC2 See Figure 2. 4 MHz		4.0		MHz	
Oscillator stabilization time	f _{CFS}	See Figure 3: 4 MHz			10.0	ms	
[Serial clock]	September 1						
Cycle time Input	l del		0.9			μs	
Output	tckcy	SCK0, SCK1: With the timing of Figure 4 and	2.0			Tcyc	
Low-level and high-level Input	t _{CKL}	the test load of Figure 5.	0.4			μs	
pulse widths Output	t _{CKH}	7/	1.0			Tcyc	
Rise an fall times Output	t _{CKR} , t _{CKF}				0.1	μs	
[Serial input]		<u> </u>	1				
Data setup time	tick	SI0, SI1, With the timing of Figure 4. Stipulated with respect to the rising edge (1) of	0.3			μs	
Data hold time	tea	SCK0, SCK1.	0.3			μs	
[Serial output]	V8.6	//					
Output delay time	t _{CKO}	.800, S01: With the timing of Figure 5 and the test load of Figure 5. Stipulated with respect to the falling edge (↓) of SCK0, SCK1.			0.3	μs	
	1 <i>J. š</i>	a	L				

Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
[Pulse conditions]							
INT0 high and low-level pulse widths	t _{IOH} , t _{IOL}	INTO: Figure 6, conditions under which the INTO interrupt can be accepted, conditions under which the timer 0 event counter or pulse width measurement input can be accepted	2		A CONTROL OF THE PARTY OF THE P	Тсус	
High and low-level pulse widths for interrupt inputs other than INT0	t_{IIH},t_{IIL}	INT1, INT2: Figure 6, conditions under which the corresponding interrupt can be accepted	2			Tcýc	
PIN1 high and low-level pulse widths	t _{PINH} , t _{PINL}	PIN1: Figure 6, conditions under which the timer 1 event counter input can be accepted	2.			₹cyc	
RES high and low-level pulse widths	t _{RSH} , t _{RSL}	RES: Figure 6, conditions under which reset can be applied.	3			Tcyc	
		ja ^{ja}	1 / 50	Wh _a	15		
Operating current drain		V _{DD} : 4MHz ceramic oscillator	y 94	4.5	8.0	mA	8
Operating current drain	I _{DD} OP	V _{DD} : 4MHz external clock	4 90	4.5	8.0	mA] °
Halt mode current drain	1	V _{DD} : 4MHz ceramic oscillator		2.5	5.5	mA	
	IDDHALT	V _{DD} : 4MHz external clock	office the	2.5 🗸	5.5	mA	
Hold mode current drain	I _{DDHOLD}	V _{DD} : V _{DD} = 1.8 to 5.5 V		0.01	10	μA	

- Note: 1. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. These pins cannot be used as input pins if the CMOS output specifications are selected.
 - 2. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. The rating for the pull-up output specification pins is stipulated in terms of the output pull-up current IPO. These pins cannot be used as input pins if the CMOS output specifications are selected.
 - 3. With the output Nch transistor off for CMOS output specification bigs. (Also applicable when the p-channel open-drain option is specified for P8.)
 - 4. With the output Nch transistor off for pull-up output specification pins.
 - 5. Applies to P8 when the CMOS output specifications are selected.
 - 6. With the output Nch transistor off for open-drain output specification pins
 - 7. With the output Pch transistor off for open-drain output specification pins.
 - 8. Reset state

Tone (DTMF) Output Characteristics

DC Characteristics at Ta = -30 to $\pm 70^{\circ}$ C, $V_{SS} = 0$ V

1. When the MLOUT enable option is selected (the ML output function can be used)

Parameter	Symbol Conditions	min	typ	max	Unit
Tone output voltage (p-p)	V_{T1} DT Dual tone, $V_{DD} = 3.5$ to 5.5 V^*	0.9	1.3	2.0	V
Row/column tone output voltage ratio	D _{BCR1} DT: Dual tone, V _{DD} = 3.5 to 5.5 V*	1.0	2.0	3.0	dB
Tone distortion	THE THE Single tone V _{DD} = 3.5 to 5.5 V*		2	7	%

Note: * See item 2. below if the MLOUT disable mask option is selected.

2. When the MLOUT disable option is selected (the ML output function cannot be used)

Parameter Symbol Conditions	min	typ	max	Unit
Tone output voltage (p-p). V_{T1} Dual tone, $V_{DD} = 3.0$ to 5.5 V^*	0.9	1.3	2.0	V
Row/column fone output voltage ratio DT: Dual tone, V _{DD} = 3.0 to 5.5 V*	1.0	2.0	3.0	dB
Tone distortion THD1 DT: Single tone, V _{DD} = 3.0 to 5.5 V*		2	7	%

Note: See item 1. above if the MLOUT enable mask option is selected.





Figure 1 External Clock Input Waveform







Figure 2 Ceramic Oscillator Circuit

Figure 3 Oscillator Stabilization Period

Table 1 Recommended Ceramic Oscillator Constants

Extern	al capacitor type	B uilt-in capagitor type
4 MHz (Murata Mfg. Co., Ltd.)	C1 = 33 pF	4 MHz (Murata Mtg. Co., Ltd.)
CSA4.00MG	C2 = 33 pF	CST4 00MG
4 MHz (Kyocera Corporation)	C1 = 33 pF	4MHz
KBR4.0MSB	C2 = 33 pF	(Kyocera Corporation) KBR4.0MKC






Figure 6 Input Timing for the INT0, INT1, INT2, PIN1, and RES pins



Figure 7 Tone Output Pin Load

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co. Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1998. Specifications and information herein are subject to change without notice.