

No.1095A

LC6599

C MOS LSI

EVALUATION CHIP FOR APPLICATION DEVELOPMENT**General Description**

The LC6599 is an evaluation chip for CMOS single-chip 4-bit microcomputer LC6500 series. (SANYO Original). The LC6599 is a CPU that contains all the functions (ROM: Connected externally) of the LC6500 series plus the functions, such as break, step functions and built-in RAM capacity control function, required for an evaluation chip. It is used for program debug, hardware simulation when performing the application development of the LC6500 series microcomputers.


Features of LC6599

- (1) Capable of performing hardware simulation for all Type Nos. of the LC6500 series.
- (2) Provides the instruction set covering all instructions used by the LC6500 series.
- (3) Program memory of 4096 x 8 bits max. is connectable externally.
- (4) Built-in data RAM capacity can be set as required for the Type No. to be evaluated.
- (5) Abundant evaluation functions
 - Break function to stop execution of program
 - Single-step program execution function
 - Capable of outputting the contents of internal registers (AC, PC, DP) to pins
- (6) Has built-in clock generator (C, R or ceramic resonator: Connected externally)
- (7) +5 V single power supply
- (8) 80-pin flat QIP

Note: The LC6599 is designed for application development tool of the LC6500 series microcomputers. It should be noted that it is not suited for use under high-temperature, high-humidity conditions.


LC6500 series and LC6599

| Type No. | ROM | RAM | Package | Remarks |
|----------|--------------------------|----------------------------|-----------------------------|-----------------|
| LC6502C | 2048 bytes | 128 x 4 bits | DIP-42 DIP-42S QIP-64 | |
| LC6505C | 1024 bytes | 64 x 4 bits | DIP-42 DIP-42S QIP-64 | |
| LC6599 | External 4096 bytes max. | Built-in 192 x 4 bits max. | QIP-80 | Evaluation chip |



These specifications are subject to change without notice.

TOKYO SANYO ELECTRIC CO., LTD. SEMICONDUCTOR DIVISION
15-13, 6-CHOME, SOTOKANDA, CHIYODA-KU, TOKYO 101 JAPAN


Built-in RAM capacity control function

RAM capacity and locations of flags, working registers by Type Nos.

How to set built-in RAM capacity

| RAM Select | RAM Control Pins | | RAM capacity |
|------------|------------------|-------|--------------|
| | RAMC1 | RAMC0 | |
| Select 1 | 1 | 1 | 32 x 4 bits |
| Select 2 | 1 | 0 | 64 x 4 bits |
| Select 3 | 0 | 1 | 128 x 4 bits |
| Select 4 | 0 | 0 | 192 x 4 bits |

Note) 0: "L" level input
1: "H" level input


Pin assignment and functions

Pin Description

| Pin name | Input/output | Functions | |
|----------------------|--------------|---|--|
| IM ₀ - 7 | Input | Instruction outputted from external program memory is inputted. | |
| PM ₀ - 11 | Output | PC contents are outputted during program execution. In break mode, PC contents and AC, DP contents are outputted at AC/PC = "L" and "H" respectively. | |
| AC/PC | Input | Output contents at PM ₀ - 11 are changed-over in break mode. | |
| BREAK | Input | Program is executed at "L" level. Break mode occurs at "H" level. | |
| STEP | Input | Each time "H" level is applied in break mode, program is executed by one step. | |
| RAMC0 | Input | | |
| RAMC1 | Input | Built-in RAM capacity/organization are controlled. | |
| INT | Input | Interrupt request input | |
| HOLD | Input | Hold mode request input | |
| RES | Input | Reset input | |
| PA ₀ - 3 | Input | Input ports A ₀ - 3. Halt mode release input | |
| PB ₀ - 3 | Input | Input ports B ₀ - 3 | |
| PC ₀ - 3 | Input/output | Input/output common ports C ₀ - 3 | |
| PD ₀ - 3 | Input/output | Input/output common ports D ₀ - 3 | |
| PE ₀ - 3 | Output | Output ports E ₀ - 3 | |
| PF ₀ - 3 | Output | Output ports F ₀ - 3 | |
| PG ₀ - 3 | Output | Output ports G ₀ - 3 | |
| PH ₀ - 3 | Output | Output ports H ₀ - 3 | |
| PI ₀ - 1 | Output | Output ports I ₀ - 1 | |
| OSC1 | Input | External clock is inputted to this pin. | Pins for externally connecting ceramic resonator, CR for internal clock generation |
| OSC2 | Output | | |
| TEST | Input | LC6599 test pin. Normally, connected to VSS (0 V) | |
| V _{DD} | Input | +5 V | Power supply pin |
| V _{SS} | - | 0 V | |

LC6599

LC6599 system block diagram



The LC6599 is designed for application development tool of the LC6500 series microcomputers. It should be noted that it is not suited for use under high-temperature, high-humidity conditions.
The specifications are subject to change without notice.

| Absolute Maximum Ratings/T _a = 25°C, V _{SS} = 0 V | | min | typ | max | unit | Remarks |
|---|--------------------|-----------------------|-----|----------------------|------|-----------------------|
| Supply voltage | V _{DD} | -0.3 | | +7 | V | |
| Input voltage | V _{IN} | -0.3 | | V _{DD} +0.3 | V | Note 1 |
| Output voltage | V _{OUT} | -0.3 | | V _{DD} +0.3 | V | |
| Peak output current | I _O (1) | -2.0 | | +2.0 | mA | Each pin of C-I ports |
| | I _O (2) | -26 | | +26 | mA | All pins of C-I ports |
| | I _O (3) | -0.2 | | +0.2 | mA | Each pin of |
| | I _O (4) | -2.4 | | +2.4 | mA | PM ₀ ~ 11 |
| Power dissipation | P _d max | T _a ≤ 50°C | | 350 | mW | |
| Operating temperature | T _{opg} | | 0 | +50 | °C | |
| Storage temperature | T _{stg} | -55 | | +125 | °C | |

Note 1: For OSC1 pin, up to oscillation amplitude is allowable which appears when causing internal oscillation under the recommended conditions at the recommended circuit in Fig. 3.

| Recommended Operating Conditions/ $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{ V}$ | | | | min | typ | max | unit | Remarks |
|--|---------------|--------------------------------|---------------|-------------------|---------------|------------|---|---------|
| Recommended operating supply voltage | V_{DD} (1) | | | 4.5 | 5.0 | 5.5 | V | |
| Power-down supply voltage | V_{DD} (2) | $HOLD = V_{IL}$ (3) | 2.0 | | 5.5 | V | At HOLD mode | |
| "H" level input voltage | VIH (1) | $V_{DD} = 5\text{ V} \pm 10\%$ | 0.7 V_{DD} | V_{DD} | V | V | Input pins other than INT, RES, HOLD, OSC1 (Note 2) | |
| | VIH (2) | $V_{DD} = 5\text{ V} \pm 10\%$ | 0.75 V_{DD} | V_{DD} | V | V | INT, RES, HOLD, OSC1 pins | |
| "L" level input voltage | VIL (1) | $V_{DD} = 5\text{ V} \pm 10\%$ | VSS | 0.3 V_{DD} | V | V | Input pins other than INT, RES, HOLD, OSC1 | |
| | VIL (2) | $V_{DD} = 5\text{ V} \pm 10\%$ | VSS | 0.25 V_{DD} | V | V | INT, RES, OSC1 pins | |
| | VIL (3) | $V_{DD} = 2 \sim 5.5\text{ V}$ | VSS | 0.3 V_{DD} ~0.3 | V | V | HOLD pin | |
| Operating clock frequency | VIL (4) | $V_{DD} = 5\text{ V} \pm 10\%$ | VSS | 0.3 V_{DD} | V | V | TEST pin | |
| f_{extosc} | | For external clock | 20 | 420 | kHz | | Input at OSC1 pin Refer to Fig. 1 | |
| "H" level clock pulse width | $t_{w\phi H}$ | do. | 0.5 | | μs | | do. | |
| "L" level clock pulse width | $t_{w\phi L}$ | do. | 0.5 | | μs | | do. | |
| Clock input rise time | t_{oscR} | do. | | 0.2 | μs | | do. | |
| Clock input fall time | t_{oscF} | do. | | 0.2 | μs | | do. | |
| External capacitor value for CR oscillation | C_{ext} | | | 33±5 % | | pF | Refer to Fig. 2 | |
| External resistance value for CR oscillation | R_{ext} | | | 100±1 % | | k Ω | | |
| External capacitance value for ceramic oscillation | C1 | CSB400P KBR400B | | 33±10 % | | pF | Refer to Fig. 3. | |
| | C2 | CSB400P KBR400B | | 33±10 % | | pF | | |
| External resistance value for ceramic oscillation | R1 | | | 4700±5 % | | k Ω | | |
| | R2 | | | 3.9±5 % | | k Ω | | |
| Power-down HOLD setup time | t_{HOLDS} | | | 2 | | ms | Refer to Fig. 6. | |
| Power-down HOLD hold time | t_{HOLDH} | | | 2 | | ms | | |

Note 2: TEST pin is for LSI test only. It is not included in "input pin" unless otherwise specified.




Fig. 2 Recommended oscillator circuit for CR oscillation




Fig. 1 Input waveform at OSC1 pin




Fig. 3 Recommended oscillator circuit for ceramic oscillation

| Electrical Characteristics/ $T_a = 25^\circ\text{C}$, $V_{DD} = 5 \text{ V}\pm 10\%$, $V_{SS} = 0 \text{ V}$ | | min | typ | max | unit | Remarks | |
|--|--------------|---|--------------|-----|---------------|--|---|
| "H" level input current | I_{IH} | $V_{IN} = V_{DD}$ | | 1 | μA | All input pins | |
| "L" level input current | I_{IL} | $V_{IN} = V_{SS}$ | -1 | | μA | All input pins | |
| "H" level output voltage | $V_{OH}(1)$ | $I_{OH} = -1 \text{ mA}$ | $V_{DD}-2$ | | V | Output pins other than OSC2, PM0 to PM11 | |
| | $V_{OH}(2)$ | $I_{OH} = -100 \mu\text{A}$ | $V_{DD}-0.5$ | | V | Output pins other than OSC2, PM0 to PM11 | |
| "L" level output voltage | $V_{OH}(3)$ | $I_{OH} = -100 \mu\text{A}$ | $V_{DD}-2$ | | V | PM0 to PM11 pins | |
| | $V_{OL}(1)$ | $I_{OL} = 1 \text{ mA}$ | | 0.4 | V | Output pins other than OSC2, PM0 to PM11 | |
| Output off leak current | $V_{OL}(2)$ | $I_{OL} = 100 \mu\text{A}$ | | 0.4 | V | PM0 to PM11 pins | |
| | $I_{OFF}(1)$ | $V_{OUT} = V_{DD}$ | | 1 | μA | Output pins other than OSC2, PM0 to PM11 | |
| | $I_{OFF}(2)$ | $V_{OUT} = V_{SS}$ | -1 | | μA | Output pins other than OSC2, PM0 to PM11 | |
| Clock oscillation frequency for ceramic oscillation | f_{XOSC} | Recommended conditions for ceramic oscillation | 384 | 400 | 417 | kHz | Oscillator in Fig. 3 |
| Clock oscillation frequency for CR oscillation | f_{CRosc} | $C_{ext} = 33 \text{ pF}\pm 5\%$ $R_{ext} = 100 \text{ k}\Omega\pm 1\%$ | 230 | 300 | 390 | kHz | Oscillator in Fig. 2 |
| Current dissipation | $I_{DD}(1)$ | $C_{ext} = 33 \text{ pF}$ $R_{ext} = 100 \text{ k}\Omega$ Output pin open Input pin $V_{IN} = V_{DD}$ | | 0.4 | 1.0 | mA | At CR oscillation |
| | $I_{DD}(2)$ | Recommended condition for ceramic oscillation Output pin open Input pin $V_{IN} = V_{DD}$ | | 0.5 | 1.0 | mA | At ceramic oscillation |
| | $I_{DD}(3)$ | $V_{DD} = 5 \text{ V}\pm 10\%$ Test circuit in Fig. 4 | | 0.5 | 10 | μA | At halt mode Refer to Fig. 4. |
| | $I_{DD}(4)$ | $V_{DD} = 5 \text{ V}\pm 10\%$ Test circuit in Fig. 5 | | 0.5 | 10 | μA | At hold mode Refer to Fig. 5. |
| | $I_{DD}(5)$ | $V_{DD} = 2 \text{ V}$ Test circuit in Fig. 5 | | 0.1 | 2 | μA | Hold mode Power-down Refer to Fig. 5. |
| Input capacitance | C_{IN} | $f = 200 \text{ kHz}$ | | 5 | pF | Other than IM0 to IM7, PM0 to PM11 pins | |
| Output capacitance | C_{OUT} | $f = 200 \text{ kHz}$ Output high impedance | | 10 | pF | Other than IM0 to IM7, PM0 to PM11 pins | |
| Input/output capacitance | C_{IO} | $f = 200 \text{ kHz}$ Output high impedance | | 10 | pF | | |





Fig. 6 Power-down mode timing



Input/output common ports C, D : Output inhibit
HALT instruction is executed and HALT mode is entered.


Fig. 4 IDD (3) test circuit :

Fig. 5 IDD (4), IDD (5) test circuit

Application Development Tools

- SDS-410 System
This consists of a CPU with two floppy disk units provided, a CRT, and a printer, and makes it possible to speedily and efficiently prepare the application development program of a microcomputer in assembly language.
- EVA-410
This is an evaluation kit having the EPROM writer function and parallel/serial data communication function that transfers data to and from external equipment (SDS-410, etc.), and makes it possible to correct and debug the application development program on machine language level.
By replacing the target board, the EVA-410 can be also used for the application development of the N channel microcomputer LM6400 series.
- EVA-402
This consists of an EPROM and the LC6599 mounted on a board, and is used for checking the operation of a set or making a set by way of trial when the application development program is finished.
- LC65PG99
This is a simulation chip having a 24-pin socket for EPROM on the package surface. The package is DIP-42 which is pin compatible with the LC6502C/LC6505C. By mounting this chip on the user's application equipment, mounting evaluation can be performed easily. (Under development)

LC6599



Information furnished by SANYO is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use; nor for any infringements of patents or other rights of third parties which may result from its use, and no license is granted by implication or otherwise under any patent or patent rights of SANYO.

APPENDIX I LC6500 SERIES INSTRUCTION SET (BY FUNCTIONS)

Notations

| | | | | | |
|-----------------|-----------------------------------|--|--|--------|--------------------------|
| AC | : Accumulator | M(DP) | : Memory addressed by DP | (I, E) | : Contents |
| AC _t | : Accumulator bit t | P(DP _L) | : Input/output port addressed by DP _L | - | : Transfer and direction |
| CF | : Carry flag | PC | : Program counter | + | : Addition |
| CTL | : Control register | STACK | : Stack register | - | : Subtraction |
| DP | : Data pointer | TM | : Timer | Λ | : AND |
| E | : E register | TMF | : Timer (internal) interrupt request flag | ∨ | : Exclusive OR |
| EXTF | : External interrupt request flag | A _t , H _t , L _t | : Working register | | |
| F _n | : Flag bit n | ZF | : Zero flag | | |
| M | : Memory | | | | |

| Instruction | Mnemonic | Instruction code | | Bytes | Cycles | Function | Description | Status flag affected | Remarks | |
|--|----------|---|---|---|--------|----------|---|---|---------|---|
| | | D ₇ D ₆ D ₅ D ₄ | D ₃ D ₂ D ₁ D ₀ | | | | | | | |
| Accumulator manipulation instructions | CLA | Clear AC | 1 1 0 0 | 0 0 0 0 | 1 | 1 | AC ← 0 | The AC contents are cleared. | ZF | |
| | CLC | Clear CF | 1 1 1 0 | 0 0 0 1 | 1 | 1 | CF ← 0 | The CF contents are cleared. | CF | |
| | STC | Set CF | 1 1 1 1 | 0 0 0 1 | 1 | 1 | CF ← 1 | The CF is set. | CF | |
| | CMA | Complement AC | 1 1 1 0 | 1 0 1 1 | 1 | 1 | AC ← (AC) | The AC contents are complemented. | ZF | |
| | INC | Increment AC | 0 0 0 0 | 1 1 1 0 | 1 | 1 | AC ← (AC) + 1 | The AC contents are incremented +1. | ZF CF | |
| | DEC | Decrement AC | 0 0 0 0 | 1 1 1 1 | 1 | 1 | AC ← (AC) - 1 | The AC contents are decremented -1. | ZF CF | |
| | RAL | Rotate AC left through CF | 0 0 0 0 | 0 0 0 1 | 1 | 1 | AC ₀ ← (CF), AC _{n+1} ← (AC _n), CF ← (AC ₃) | The AC contents are shifted left through the CF. | ZF CF | |
| | TAE | Transfer AC to E | 0 0 0 0 | 0 0 1 1 | 1 | 1 | E ← (AC) | The AC contents are transferred to the E. | | |
| Memory manipulation instructions | XAE | Exchange AC with E | 0 0 0 0 | 1 1 0 1 | 1 | 1 | (AC) ≡ (E) | The AC contents and the E contents are exchanged. | | |
| | INM | Increment M | 0 0 1 0 | 1 1 1 0 | 1 | 1 | M(DP) ← [M(DP)] + 1 | The M(DP) contents are incremented +1. | ZF CF | |
| | DEM | Decrement M | 0 0 1 0 | 1 1 1 1 | 1 | 1 | M(DP) ← [M(DP)] - 1 | The M(DP) contents are decremented -1. | ZF CF | |
| | SMB bit | Set M data bit | 0 0 0 0 | 1 0 B ₁ B ₀ | 1 | 1 | M(DP, B ₁ B ₀) ← 1 | A single bit of the M(DP) specified with B ₁ B ₀ is set. | | |
| Arithmetic operation/comparison instructions | RMB bit | Reset M data bit | 0 0 1 0 | 1 0 B ₁ B ₀ | 1 | 1 | M(DP, B ₁ B ₀) ← 0 | A single bit of the M(DP) specified with B ₁ B ₀ is reset. | ZF | |
| | AD | Add M to AC | 0 1 1 0 | 0 0 0 0 | 1 | 1 | AC ← (AC) + [M(DP)] | Binary addition of the AC contents and the M(DP) contents is performed and the result is stored in the AC. | ZF CF | |
| | ADC | Add M to AC with CF | 0 0 1 0 | 0 0 0 0 | 1 | 1 | AC ← (AC) + [M(DP)] + (CF) | Binary addition of the AC, CF contents and the M(DP) contents is performed and the result is stored in the AC. | ZF CF | |
| | DAA | Decimal adjust AC in addition | 1 1 1 0 | 0 1 1 0 | 1 | 1 | AC ← (AC) + 6 | 6 is added to the AC contents. | ZF | |
| | DAS | Decimal adjust AC in subtraction | 1 1 1 0 | 1 0 1 0 | 1 | 1 | AC ← (AC) + 10 | 10 is added to the AC contents. | ZF | |
| | EXL | Exclusive or M to AC | 1 1 1 1 | 0 1 0 1 | 1 | 1 | AC ← (AC) ∨ [M(DP)] | The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC. | ZF | |
| | AND | And M to AC | 1 1 1 0 | 0 1 1 1 | 1 | 1 | AC ← (AC) ∧ [M(DP)] | The AC contents and the M(DP) contents are ANDed and the result is stored in the AC. | ZF | |
| | OR | Or M to AC | 1 1 1 0 | 0 1 0 1 | 1 | 1 | AC ← (AC) ∨ [M(DP)] | The AC contents and the M(DP) contents are ORed and the result is stored in the AC. | ZF | |
| Load/store instructions | CM | Compare AC with M | 1 1 1 1 | 1 0 1 1 | 1 | 1 | (M(DP)) + (AC) + 1 | The AC contents and the M(DP) contents are compared and the CF and ZF are set/reset. | ZF CF | |
| | CI data | Compare AC with immediate data | 0 0 1 0 | 1 1 0 0 | 2 | 2 | I ₃ I ₂ I ₁ I ₀ + (AC) + 1 | The AC contents and the immediate data I ₃ I ₂ I ₁ I ₀ are compared and the ZF and CF are set/reset. | ZF CF | |
| | CLI data | Compare DP _L with immediate data | 0 1 0 1 | I ₃ I ₂ I ₁ I ₀ | 2 | 2 | (DP _L) ∨ I ₃ I ₂ I ₁ I ₀ | The DP _L contents and the immediate data I ₃ I ₂ I ₁ I ₀ are compared. | ZF | |
| Load/store instructions | LI data | Load AC with immediate data | 1 1 0 0 | I ₃ I ₂ I ₁ I ₀ | 1 | 1 | AC ← I ₃ I ₂ I ₁ I ₀ | The immediate data I ₃ I ₂ I ₁ I ₀ is loaded in the AC. | ZF | |
| | S | Store AC to M | 0 0 0 0 | 0 0 1 0 | 1 | 1 | M(DP) ← (AC) | The AC contents are stored in the M(DP). | | |
| | L | Load AC from M | 0 0 1 0 | 0 0 0 1 | 1 | 1 | AC ← [M(DP)] | The M(DP) contents are loaded in the AC. | ZF | |
| | XM data | Exchange AC with M, then modify DP _H with immediate data | 1 0 1 0 | 0 M ₂ M ₁ M ₀ | 1 | 2 | (AC) ≡ [M(DP)] DP _H ← (DP _H) ∨ OM ₂ M ₁ M ₀ | The AC contents and the M(DP) contents are exchanged and then the DP _H contents are modified with the contents of (DP _H) ∨ OM ₂ M ₁ M ₀ . | ZF | The ZF is set/reset according to the result of (DP _H) ∨ OM ₂ M ₁ M ₀ . |
| | X | Exchange AC with M | 1 0 1 0 | 0 0 0 0 | 1 | 2 | (AC) ≡ [M(DP)] | The AC contents and the M(DP) contents are exchanged. | ZF | The ZF is set/reset according to the DP _H contents at the time of instruction execution. |
| | XI | Exchange AC with M, then increment DP _L | 1 1 1 1 | 1 1 1 0 | 1 | 2 | (AC) ≡ [M(DP)] DP _L ← (DP _L) + 1 | The AC contents and the M(DP) contents are exchanged and then the DP _L contents are incremented +1. | ZF | The ZF is set/reset according to the result of (DP _L) + 1. |
| | XD | Exchange AC with M, then decrement DP _L | 1 1 1 1 | 1 1 1 1 | 1 | 2 | (AC) ≡ [M(DP)] DP _L ← (DP _L) - 1 | The AC contents and the M(DP) contents are exchanged and then the DP _L contents are decremented -1. | ZF | The ZF is set/reset according to the result of (DP _L) - 1. |
| | RTBL | Read table data from program ROM | 0 1 1 0 | 0 0 1 1 | 1 | 2 | AC, E ← ROM (PCh, E, AC) | The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E. | | |

| Instruction | Mnemonic | Instruction code | | | | Bytes | Cycles | Function | Description | Status flag affected | Remarks | |
|--|-----------|---|----|----|----|-------|-------------|----------|--|--|---------|--|
| | | D7 | D6 | D5 | D4 | | | | | | | |
| Data pointer manipulation instructions | L0Z data | Load DPH with Zero and DPL with immediate data respectively | 1 | 0 | 0 | 0 | 13 12 11 10 | 1 | DPH → 0 DPL → 13 12 11 10 | The DPH and DPL are loaded with 0 and the immediate data 13 12 11 10 respectively. | | |
| | LHI data | Load DPH with immediate data | 0 | 1 | 0 | 0 | 13 12 11 10 | 1 | DPH ← 13 12 11 10 | The DPH is loaded with the immediate data 13 12 11 10. | | |
| | IND | Increment DPL | 1 | 1 | 1 | 0 | 11 11 0 | 1 | DPL ← (DPL) + 1 | The DPL contents are incremented +1. | ZF | |
| | DED | Decrement DPL | 1 | 1 | 1 | 0 | 11 11 1 | 1 | DPL ← (DPL) - 1 | The DPL contents are decremented -1. | ZF | |
| | TAL | Transfer AC to DPL | 1 | 1 | 1 | 1 | 0 1 1 1 | 1 | DPL ← (AC) | The AC contents are transferred to the DPL. | | |
| | TLA | Transfer DPL to AC | 1 | 1 | 1 | 0 | 1 0 0 1 | 1 | AC ← (DPL) | The DPL contents are transferred to the AC. | ZF | |
| | XAH | Exchange AC with DPH | 0 | 0 | 1 | 0 | 0 0 1 1 | 1 | AC ≡ (DPH) | The AC contents and the DPH contents are exchanged. | | |
| | XAt | Exchange AC with working register At | 1 | 1 | 1 | 0 | 0 0 0 0 | 1 | (AC) ≡ (AO) | The AC contents and the contents of working register At are exchanged. | | |
| | XAO | | 1 | 1 | 1 | 0 | 0 1 0 0 | 1 | (AC) ≡ (A1) | At is assigned one of A0, A1, A2, A3 according to t1t0. | | |
| | XAI | | 1 | 1 | 1 | 0 | 1 0 0 0 | 1 | (AC) ≡ (A2) | | | |
| | XA2 | | 1 | 1 | 1 | 0 | 1 1 0 0 | 1 | (AC) ≡ (A3) | | | |
| | XA3 | | 1 | 1 | 1 | 0 | 1 1 1 0 | 1 | (AC) ≡ (A3) | | | |
| Working register manipulation instructions | XHa | Exchange DPH with working register Ha | 1 | 1 | 1 | 1 | a 0 0 0 | 1 | (DPH) ≡ (HO) | The DPH contents and the contents of working register Ha are exchanged. | | |
| | XHO | | 1 | 1 | 1 | 1 | 0 0 0 0 | 1 | (DPH) ≡ (H1) | Ha is assigned either of H0 or H1 according to a. | | |
| | XH1 | | 1 | 1 | 1 | 1 | 0 0 0 0 | 1 | (DPH) ≡ (H1) | | | |
| | XLa | Exchange DPL with working register La | 1 | 1 | 1 | 1 | a 0 0 0 | 1 | (DPL) ≡ (LO) | The DPL contents and the contents of working register La are exchanged. | | |
| | XLO | | 1 | 1 | 1 | 1 | 0 1 0 0 | 1 | (DPL) ≡ (L1) | La is assigned either of L0 or L1 according to a. | | |
| Flag manipulation instructions | SFB flag | Set flag bit | 0 | 1 | 0 | 1 | B3 B2 B1 B0 | 1 | Fn ← 1 | The flag specified with B3 B2 B1 B0 is set. | | |
| | RFB flag | Reset flag bit | 0 | 0 | 0 | 1 | B3 B2 B1 B0 | 1 | Fn ← 0 | The flag specified with B3 B2 B1 B0 is reset. | ZF | The flags are divided into 4 groups of F0 to F3, F4 to F7, F8 to F11, F12 to F15. The ZF is set/reset according to the 4 bits including a single bit specified with the immediate data B3 B2 B1 B0. |
| | JMP addr | Jump in the current bank | 0 | 1 | 1 | 0 | P7 P6 P5 P4 | 1 | P10 P9 P8 P7 P6 P5 P4 P3 P2 P1 P0 | A jump to the address specified with the PC11 (or PC11). Immediate data P10 P9 P8 P7 P6 P5 P4 P3 P2 P1 P0 occurs. | | If the BANK and JMP instructions are executed consecutively, PC11 → PC11. |
| | JPEA | Jump in the current page modified by E and AC | 1 | 1 | 1 | 1 | 1 0 1 0 | 1 | PC7~0 ← (E.AC) | A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs. | | |
| | CZP addr | Call subroutine in the zero page | 1 | 0 | 1 | 1 | P3 P2 P1 P0 | 1 | STACK ← (PC) + 1 PC11~6, PC1~0 → 0 PC5~2 ← P3 P2 P1 P0 | A subroutine in page 0 of bank 0 is called. | | |
| Jump/subroutine instructions | CAL addr | Call subroutine in the zero bank | 1 | 0 | 1 | 0 | P7 P6 P5 P4 | 1 | P10 P9 P8 P3 P2 P1 P0 | A subroutine in bank 0 is called. | | |
| | RT | Return from subroutine | 0 | 1 | 1 | 0 | 0 0 1 0 | 1 | PC ← (STACK) | A return from a subroutine occurs. | | |
| | RTI | Return from interrupt routine | 0 | 0 | 1 | 0 | 0 0 1 0 | 1 | PC ← (STACK) CF ZF ← CSF, ZSF | A return from an interrupt service routine occurs. | ZF CF | |
| | BANK | Change bank | 1 | 1 | 1 | 1 | 1 0 1 | 1 | PC11 ← (PC11) | The bank is changed. | | Effective only when used immediately before the JMP instruction. |
| | | | | | | | | | | | | |
| Branch instructions | BA1 addr | Branch on AC bit | 0 | 1 | 1 | 1 | P7 P6 P5 P4 | 0 | 0 t1t0 P3 P2 P1 P0 | If a single bit of the AC specified with the immediate data t1t0 is 1, a branch to the address specified with the immediate data P7 P6 P5 P4 P3 P2 P1 P0 within the same page occurs. | | Mnemonic is BA0 to BA3 according to the value of t. |
| | BNA1 addr | Branch on no AC bit | 0 | 0 | 1 | 1 | P7 P6 P5 P4 | 0 | 0 t1t0 P3 P2 P1 P0 | If a single bit of the AC specified with the immediate data t1t0 is 0, a branch to the address specified with the immediate data P7 P6 P5 P4 P3 P2 P1 P0 within the same page occurs. | | Mnemonic is BNA0 to BNA3 according to the value of t. |
| | BMT addr | Branch on M bit | 0 | 1 | 1 | 1 | P7 P6 P5 P4 | 0 | 1 t1t0 P3 P2 P1 P0 | If a single bit of the M(DP) specified with the immediate data t1t0 is 1, a branch to the address specified with the immediate data P7 P6 P5 P4 P3 P2 P1 P0 within the same page occurs. | | Mnemonic is BM0 to BM3 according to the value of t. |
| | BNMt addr | Branch on no M bit | 0 | 0 | 1 | 1 | P7 P6 P5 P4 | 0 | 1 t1t0 P3 P2 P1 P0 | If a single bit of the M(DP) specified with the immediate data t1t0 is 0, a branch to the address specified with the immediate data P7 P6 P5 P4 P3 P2 P1 P0 within the same page occurs. | | Mnemonic is BN0 to BN3 according to the value of t. |
| | BPI addr | Branch on Port bit | 0 | 1 | 1 | 1 | P7 P6 P5 P4 | 1 | 0 t1t0 P3 P2 P1 P0 | If a single bit of port P(DPL) specified with the immediate data t1t0 is 1, a branch to the address specified with the immediate data P7 P6 P5 P4 P3 P2 P1 P0 within the same page occurs. | | Mnemonic is BPO to BP3 according to the value of t. |
| | BNPI addr | Branch on no Port bit | 0 | 0 | 1 | 1 | P7 P6 P5 P4 | 1 | 0 t1t0 P3 P2 P1 P0 | If a single bit of port P(DPL) specified with the immediate data t1t0 is 0, a branch to the address specified with the immediate data P7 P6 P5 P4 P3 P2 P1 P0 within the same page occurs. | | Mnemonic is BNPO to BNPI according to the value of t. |
| | BTM addr | Branch on timer | 0 | 1 | 1 | 1 | P7 P6 P5 P4 | 1 | 1 0 0 P3 P2 P1 P0 | If the TMF is 1, a branch to the address specified with the immediate data P7 P6 P5 P4 P3 P2 P1 P0 within the same page occurs. The TMF is reset. | TMF | |
| | | | | | | | | | | | | |

| Instruction | Mnemonic | Instruction code | | Bytes ④ | Function | Description | Status flag affected | Remarks |
|---------------------------|-----------|-------------------------------|--|--|----------|--|--|--|
| | | D ₇ | D ₆ D ₅ D ₄ | | | | | |
| Branch instructions | BNFM addr | Branch on no timer | 0 0 1 1 P ₇ P ₆ P ₅ P ₄ | 1 1 0 0 P ₃ P ₂ P ₁ P ₀ | 2 2 | PC _{7~0} ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if TMF = 0 then TMF ← 0 | If the TMF is 0, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. The TMF is reset. | TMF |
| | BI addr | Branch on interrupt | 0 1 1 1 P ₇ P ₆ P ₅ P ₄ | 1 1 0 1 P ₃ P ₂ P ₁ P ₀ | 2 2 | PC _{7~0} ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if EXTF = 1 then EXTF ← 0 | If the EXTF is 1, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. The EXTF is reset. | EXTF |
| | BNI addr | Branch on no interrupt | 0 0 1 1 P ₇ P ₆ P ₅ P ₄ | 1 1 0 1 P ₃ P ₂ P ₁ P ₀ | 2 2 | PC _{7~0} ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if EXTF = 0 then EXTF ← 0 | If the EXTF is 0, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. The EXTF is reset. | EXTF |
| | BC addr | Branch on CF | 0 1 1 1 P ₇ P ₆ P ₅ P ₄ | 1 1 1 1 P ₃ P ₂ P ₁ P ₀ | 2 2 | PC _{7~0} ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if CF = 1 | If the CF is 1, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. | |
| | BNC addr | Branch on no CF | 0 0 1 1 P ₇ P ₆ P ₅ P ₄ | 1 1 1 1 P ₃ P ₂ P ₁ P ₀ | 2 2 | PC _{7~0} ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if CF = 0 | If the CF is 0, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. | |
| | BZ addr | Branch on ZF | 0 1 1 1 P ₇ P ₆ P ₅ P ₄ | 1 1 1 0 P ₃ P ₂ P ₁ P ₀ | 2 2 | PC _{7~0} ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if ZF = 1 | If the ZF is 1, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. | |
| | BNZ addr | Branch on no ZF | 0 0 1 1 P ₇ P ₆ P ₅ P ₄ | 1 1 1 0 P ₃ P ₂ P ₁ P ₀ | 2 2 | PC _{7~0} ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if ZF = 0 | If the ZF is 0, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. | |
| | BFn addr | Branch on flag bit | 1 1 0 1 P ₇ P ₆ P ₅ P ₄ | n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀ | 2 2 | PC _{7~0} ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if Fn = 1 | If the flag bit of the 16 flags specified with the immediate data n ₃ n ₂ n ₁ n ₀ is 1, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. | Mnemonic is BF0 to BF15 according to the value of n. |
| | BNFn addr | Branch on no flag bit | 1 0 0 1 P ₇ P ₆ P ₅ P ₄ | n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀ | 2 2 | PC _{7~0} ← P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if Fn = 0 | If the flag bit of the 16 flags specified with the immediate data n ₃ n ₂ n ₁ n ₀ is 0, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. | Mnemonic is BN0 to BN15 according to the value of n. |
| Input/Output Instructions | IP | Input port to AC | 0 0 0 0 | 1 1 0 0 | 1 1 | AC ← [P(DPL)] | Port P(DPL) contents are loaded in the AC. | ZF |
| | OP | Output AC to port | 0 1 1 0 | 0 0 0 1 | 1 1 | P(DPL) ← (AC) | The AC contents are outputted to port P(DPL). | |
| | SPB bit | Set port bit | 0 0 0 0 | 0 1 B ₁ B ₀ | 1 2 | P(DPL.B ₁ B ₀) ← 1 | A single bit in port P(DPL) specified with the immediate data B ₁ B ₀ is set. | When this instruction is executed, the E contents are destroyed. |
| | RPB bit | Reset port bit | 0 0 1 0 | 0 1 B ₁ B ₀ | 1 2 | P(DPL.B ₁ B ₀) ← 0 | A single bit in port P(DPL) specified with the immediate data B ₁ B ₀ is reset. | When this instruction is executed, the E contents are destroyed. |
| | SCTL bit | Set control register bit(S) | 0 0 1 0 1 0 0 0 | 1 1 0 0 B ₃ B ₂ B ₁ B ₀ | 2 2 | CTL ← (CTL)V B ₃ B ₂ B ₁ B ₀ | The bits of the control register specified with the immediate data B ₃ B ₂ B ₁ B ₀ are set. | |
| | RCTL bit | Reset control register bit(S) | 0 0 1 0 1 0 0 1 | 1 1 0 0 B ₃ B ₂ B ₁ B ₀ | 2 2 | CTL ← (CTL)A B ₃ B ₂ B ₁ B ₀ | The bits of the control register specified with the immediate data B ₃ B ₂ B ₁ B ₀ are reset. | ZF |
| | WTTM | Write timer | 1 1 1 1 | 1 0 0 1 | 1 1 | TM ← (E).(AC) TMF ← 0 | The E and AC contents are loaded in the timer. The TMF is reset. | TMF |
| | HALT | Halt | 1 1 1 1 | 0 1 1 0 | 1 1 | Halt | All operations stop. | Only when all pins of port PA are set at 1, stop. |
| | NOP | No operation | 0 0 0 0 | 0 0 0 0 | 1 1 | No operation | No operation is performed, but 1 machine cycle is consumed. | |

*1 If the CLA instruction is used continuously in such a manner as CLA, CLA, ..., the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.