**CMOS LSI** 



No.2577B

LC6538D

# SINGLE-CHIP 4-BIT MICROCOMPUTER FOR LARGE-SCALE CONTROL-ORIENTED APPLICATIONS

(with FLT Controller/Drivers, Comparator, PWM Output, 8K Byte-ROM)

The LC6538D is a single-chip 4-bit microcomputer placed in a 64-pin package. It contains a high-speed CPU (minimum cycle time: 0.92µs) which is the heart of the LC6538D, an 8K-byte ROM a 448-word RAM, an automatic FLT display controller/drivers, a dual 8-bit serial I/O port, an 8-bit timer, an interval timer capable of delivering 14-bit PWM output signal or 8-bit + 6-bit PWM output signal, a 14-bit time keeping time base timer which can be also used as an event counter or watchdog timer, a 4-channel comparator input port, a horizontal sync detection counter, and provides 8 interrupt sources with 4 vector addresses. The LC6358D has 2 crystal oscillators (4.19MHz and 32.768kHz) which make it possible to select either clock signal for system clock or time-keeping as required and also make it possible to use either clock signal to continue time-keeping in the standby mode. The LC6538D is especially suited for use in VCR, CD, ECR applications in particular, the LC6538D is so designed as to facilitate processing of the time-keeping/timer-function, voltage/frequency synthesizer tuner control, remote control signal reception, tabe counter, etc. on a single chip. Since the FLT display controller has the static output mode and structure capable of being also used as a general-purpose output port, the LC6538D is also especially suited for use in VCR, CD system/servo controller applications.

#### **Features**


- 78 instructions
- On-chip 8192-byte ROM, 448x4-bit RAM (64x4 bits of the 448x4-bit RAM are used both for data memory and display, KEY Return Data memory.)
- Minimum instruction cycle time:  $0.92\mu s$  (4.33MHz,  $VDD \ge 4.5V$ )

 $61\mu s (32.768kHz, V_{DD} \ge 2.7V)$ 

- Power-down function available when a system clock signal is selected (program-selectable)
  - When 4.19MHz clock signal is selected: 0.95μs, 1.9μs, 30.6μs
  - When 32.768kHz clock signal is selected: 61µs
- Working register/flag function
  - (16 flags + 8 working registers) x 4 banks
- Stack level: 16 levels
- I/O port: 55 pins in all
  - Input-only port
    - 4 pins (common with comparator input)
  - Input/output common port 27 pins (high-current port for LED drive: 8 pins)
  - Output-only poil
    On-chip FLT display controller
     Segments: 8 to 12 Program-selectable Output-only port 24 pins (FLT direct drive capability, high-current output for digits: 16 pins)
- - Number of segments: 8 to 12 Program-selectable
     Number of digits: 16 to 8 Program-selectable
- On-chip automatic KEY Return Data input function
  - 4x15-bit
- Timer: 3 channels
  - 6-bit prescaler + 8-bit programmable timer
  - Interval timer: Common with PWM DAC, capable of frequency division for melody generation
  - Time-keeping time base timer: On-chip 14-stage frequency divider
- PWM DAC output: Common with Timer 1 (Interval Timer)
  - 6-bit PWM DAC + 8-bit PWM DAC or 14-bit PWM DAC
- Serial input/output interface (LSB first)
  - 8-bit input/output x 2 channels or 16-bit input/output x 1 channel
- Interrupt function: 8 sources, 4 vector addresses
  - External interrupt 2 lines • Timer interrupt 3 lines
  - Serial I/O interrupt 2 lines
  - Digit interrupt 1 line
- On-chip comparator for AFC signal detection (4 channels)

- On-chip watchdog timer: Common with time-keeping time base timer (Option)
- On-chip 9-bit counter for horizontal sync detection
- On-chip OSC stabilizing time wait function in the reset mode
- · OSC curcuit: 2 channels
  - Main clock: 4.19MHz crystal OSC or 4.0MHz ceramic resonator OSC
  - Subclock: 32.768kHz crystal OSC
- Standby function: 2 modes of HALT and HOLD
- Supply voltage: 2.7 to 6.0V
- Package: DIP-64S
- Evaluation LSI: LC6593 (evaluation chip) + EVA800-TB6593 (evaluation chip board)
   LC65PG38D (piggyback)

# System Block Diagram



# **Development Support Tools**

The follwoing tools are provided to support the program development for the LC6538D microcomputer.

(1) User's Manual

"LC6538D User's Manual" (Issued in February, 1988)

(2) Developement Tool Manual

This contains the basic information on the EVA-800. For more detailed information on the LC6538D, refer to the description of Development Support Tools in "LC6538D User's Manual".

(3) Development Tools

① For program development (Note 1)

MS-DOS-based host system and cross-assembler

ii. Cross assembler ..... MS-DOS base cross assembler: (LC65S.EXE)


② For program evaluation

i. Evaluation chip : LC6593ii. Piggyback microcomputer: LC65PG38D

iii. Emulator : The EVA-800 controller board and evaluation chip board, or the EVA-850

emulator and evaluation chip board


# Appearance of Development Support System



(Note 1) MS-DOS: Trademark of MicroSoft Corporation

(Note 2) The EVA-800, EVA-850 is a general term for emulator. A suffix (A, B, ---) is added at the end of EVA-800e EVA-850 as the EVA-800, EVA-850 is improved to be a newer version. Do not use the EVA-800, EVA-850 with no suffix added.

#### Pin Assignment



# Pin Description

PU: Output with pull-up MOS OD: Open drain output

Pin Name	Pins	1/0	Functions	Output Driver	Option	During Reset
V <sub>DD</sub>	1	_	Power supply pin	<del>-</del> .	1/-	
V <sub>SS</sub>	1	_			/ /	
TEST	1	- 1	LSI test pin. Must be connected to VSS.	— — — — — — — — — — — — — — — — — — —	-4.5	The state of the s
RES	1	1	System reset input Initial reset at RES=L	— 1 de 1 de 1		
OSC1	1	J	Pin used for main system clock OSC	-// a		****** — ]
OSC2	1 .	0	For the external clock mode, the OSC2 is made open and the external clock is applied to the OSC1.  With feedback resistance			
X1	1	ı	Pin used for sub-clock OSC	_ %	- j j	_
X2	1	0	For the external clock mode, the X2 is made open and the external clock is applied to the X1.  With feedback resistance, damping resistance		A A A A A A A A A A A A A A A A A A A	
TO to T11	12	0	Output for FLT digit only Outputs a fixed address in the display RAM at the static mode.	Pch high breakdown voltage High-current type	Presence or absence of pull- down resistance (in bit units)	L .
T12/S11 to T15/S8	4	0	Output for FLT digit/segment Outputs a fixed address in the display RAM at the static mode.	Pon high breakdown voltage High-current type	Presence or absence of pull- down resistance (in bit units)	L
SO to S7	80	0	Output for FLT segment only Outputs a fixed address in the display RAM at the static mode.	Pch high breakdown voltage Medium- current type	Presence or absence of pull- down resistance (in bit units)	Ĺ
Vρ	1		Power supply pin for FLT output pull-down resistance	_	_	_
PA <sub>O</sub> to PA <sub>3</sub>	4	10	4-bit and single-bit input/output The input is of low threshold type for key scan and has the function to automatically fetch the key scan data into the FAM.	+15V breakdown voltage Medium- current type	PU or OD to be specified in bit units	Н
PB <sub>O</sub> to PB <sub>3</sub>	4	_	With 4-channel independint comparator Internal/external reference voltage selectable 4-bit/single-bit input The input function stops at the low-speed mode (1/32 mode, sub-clock mode).	-	_	Input function stop
PCO to PC3	4	<u> </u>	4-bit and single-bit input/output	+15V breakdown voltage High-current type	<ul> <li>PU or OD to be specified in bit units</li> <li>Output at the reset mode</li> </ul>	H/L (option)
PDO to PD3	4	1/0	4-bit and single-bit input/output	+15V breakdown voltage High-current type	<ul> <li>PU or OD to be specified in bit units</li> <li>Output at the reset mode</li> </ul>	H/L (option)

Pin Name	Pins	1/0	Functions	Output Driver	Option	During Reset
PE <sub>O</sub> to PE <sub>2</sub>	3	1/0	3-bit and single-bit input/output PEO/VREFO Common with external reference voltage input of PB <sub>1-3</sub> PE <sub>1</sub> /VREF <sub>1</sub> Common with external reference voltage input of PB <sub>0</sub> PE <sub>2</sub> /START Common with HALT mode control START	breakdown	PU on OD to be specified in bit units	H
PF <sub>0</sub> to PF <sub>3</sub>	4	1/0	4-bit and single-bit input/output PF0/SI0 Common with serial input SI0 PF1/SO0 Common with serial output SO0 PF2/SCKO Common with serial clock input/output SCKO PF3/INTO Common with INTO interrupt input	+15V breakdown vokage Medium- current type	PU or OD to be specified in bit units	<sub>у</sub> ве Н
PG <sub>0</sub> to PG <sub>3</sub>	4	1/0	4-bit and single-bit input/output PG0/SI1 Common with serial input/SI1 PG1/SO1 Common with serial output/SO1 PG2/SCK1 Common with serial clock input/output/SCK1 PG3/INT1 Common with INT3 interrupt input	+15V breakdown voltage Medium- burrent type	PU or OD to be specified in bit units	Н
PH <sub>O</sub> to PH <sub>3</sub>	4	1/0	4-bit and single-bit input/output PHO/DACO Common with 6-bit PWM D/A output PH1/DAC1 Common with 8/14-bit PWM D/A output PH2/SQR Common with burst pulse output PH3/HCNT Common with frorizontal sync detection input	#15V breakdown voltage Medium- current type	PU or OD to be specified in bit units	н



#### **User Options**

1) Option of ports C, D Output Level at the Reset Mode.

For input/output common ports C, D, either of the following two output levels may be selected in a group of 4 bits during reset by option.

Option Name	Conditions, etc.
Output at the reset mode:     "H" level	All of 4 bits of ports C
Output at the reset mode:     "L" level	All of 4 bits of ports C, D

2) Option of Port Output Configuration

For each input/output common port, either of the following two output configurations may be selected by option (in bit units).

		<u> </u>
Option Name	Circuit	Conditions, etc.
1. Open drain output		Ports A, C, D, E, F, G, H
		10-T11, 112/S11~T15/S8, S0~S7
2. Output with pull-up resistance		Ports A, C, D, E, F, G, H
3. Output with pull-down resistance	RD Vp	T0~T11, T12/S11~T15/S8, S0~S7

3) Watchdog Reset Option

The presence or absence of the time base timer-used watchdog reset function may be selected by option.

Option Name	Conditions, etc.
With watchdog reset function	Programming must be made so that the time base interrupt request flag is reset within a certain period of time not to cause the watchdog reset to be performed as long as no runaway occurs.
2. Without watchdog reset function	

# LC6538D Electrical Characteristics

1. Absolute Maximum Ratings at Ta=25°C, VSS=0V

Parameter	Symbol	Applicable Pins, Remarks	Conditions	Limits	Unit
Maximum Supply Voltage	VDD max	VDD		-0.3 to +7.0	V
Output Voltage	V <sub>O</sub> (1)	X2,OSC2		Allowable up to voltage generated	٧
	V <sub>O</sub> (2)	To to T11, T12/S11 to T15/S8, S0 to S7		V <sub>DD</sub> -45 to V <sub>DD</sub> +0.3	V
Input Voltage	V <sub>I</sub> (1)	X1, OSC1		Allowable up to voltage generated	V
	V <sub>I</sub> (2)	TEST, RES, PB0 to 3, OSC1, X1 at external clock mode		-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>I</sub> (3)	Vp		V <sub>DD</sub> -45 to V <sub>DD</sub> +0.3	V
Input/Output Voltage	V <sub>IO</sub> (1)	Ports A,C,D,E2,F,G,H	At open drain output option	0.3 to +15	V
	V <sub>IO</sub> (2)	Ports E0,E1 Ports A,C,D,E2,F,G,H	At pull-up MOS- provided output	-0.3 to V <sub>DD</sub> +0.3 -0.3 to V <sub>DD</sub> +0.3	V
Peak Output Current	I <sub>OP</sub> (1)	Ports A,E,E,G,H	option	-2 to 10	m,
	IOP(2)	Ports C,D		−2 to 30	m,
	1 <sub>OP</sub> (3)	T0 to T/11, T12/\$11 to T/15/S8		−30 to 0	m.
	IOP(4)	SØ to S7	11	-10 to 0	m
Average Output Current	IOA(1)	Ports A,E,F,G,H	Per pin Average over the period of 100 msec.	−2 to 10	m
	I <sub>OA</sub> (2)	Ports C.D.	Per pin Average over the period of 100 msec.	-2 to 30	m.
	IOA(3)	T0 to T11, T12#\$11 to T15/S8	Per pin Average over the period of 100 msec.	-30 to 0	m.
and the second s	JOA(4)	SO to S7	Per pin Average over the period of 100 msec.	-10 to 0	m
	Sloa(1)	Ports A,E	Total current of all applicable pins Average over the period of 100msec.	-14 to 20	m
	E(0A(2)	Ports F,G,H	Total current of all applicable pins Average over the period of 100msec.	-24 to 60	m
	ΣΙΟΑ(3)	Ports C,D	Total current of all applicable pins Average over the period of 100msec.	-16 to 80	m
	ΣΙΟΑ(4)	T0 to T11, T12/S11 to T15/S8, S0 to S7	Total current of all applicable pins Average over the period of 100msec.	-100 to 0	m
Allowable Power Dissipation	Pd max	DIP64S	T <sub>a</sub> =-30 to +70°C	600	m'
Operating Temperature	Topr			-30 to +70	°
Storage Temperature	Tstg		I	−55 to +125	0

2. Allowable Operating Conditions at Ta=-30 to +70°C, VSS=0V

Parameter	Symbol	Applicable Pins, Remarks	Conditions	V <sub>DD</sub> [V]	min	Limits typ	max	Unit
Operating Supply Voltage	V <sub>DD</sub> (1)	V <sub>DD</sub>	0.92 <i>μ</i> s≦Tcyc <1.9 <i>μ</i> s		4.5	Tonness and	6.0	.1
(Including supply voltage at standby mode)	V <sub>DD</sub> (2)	V <sub>DD</sub>	1.9µs≦Tcyc ≦6µs	_	/4,6		6.0	٧
	V <sub>DD</sub> (3)	$V_{DD}$	6 <i>μ</i> s <tcγc ≦67<i="">μs</tcγc>	<del>-</del>	3.0		60	٧
	V <sub>DD</sub> (4)	V <sub>DD</sub>	4.19MHz OSC stop, 32kHz OSC operating		2.7		2 6.0	V
Memory Retention Supply Voltage	Vst	V <sub>DD</sub>	At operation completely stopped mode (HOLD mode)		1.8		6.0	V
"H"-Level Input	V <sub>IH</sub> (1)	Port A of OD type	Output Nch Tr OFF		1.90		13.5	V
Voltage	V <sub>IH</sub> (2)	Port A of PU type	Output Nch Tr OFF		1.90		VDD	v
	V <sub>IH</sub> (3)	Ports C, D of OD	Output Nch/Tr/OFF	4.5 to 6.0	0.70V <sub>D</sub> D	/	13.5	V
	11.	type		3 O to 6.0			13.5	
	V <sub>IH</sub> (4)	Ports C, D of PU	Output Noh Tr OFF	4.5 to 6.0	0.70V <sub>DD</sub>		$V_{DD}$	V
	1110	type		3.0 to 6.0	Ø. <b>7</b> 5V <sub>DD</sub>		VDD	V
	V <sub>IH</sub> (5)	Ports E2, F to H of	Output Nch Tr OFF	4.5 to 6.0	0.75V <sub>DD</sub>		13.5	V
		OD type		3.0 to 6.0	0.80V <sub>DD</sub>		13.5	
	V <sub>IH</sub> (6)	Ports E2, F to H of	Output Neh Tr OFF	4.5 to 6.0	0.75V <sub>DD</sub>		V <sub>DD</sub>	T V
		PU type		3.0 to 6.0	0.80VDD		VDD	V
	V <sub>IH</sub> (7)	Ports E0, E1	Output Nob. Tr OFF,	4.5 to 6.0			$V_{DD}$	V
				3.0 to 6.0	0.80V <sub>DD</sub>		$V_{DD}$	V
	V <sub>IH</sub> (8)	Port B	At internal reference voltage mode	4.0 to 6.0	0.65V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (9)	OSC1, X1	Fig. 5, Fig. 6	4.5 to 6.0 3.0 to 6.0	0.70V <sub>DD</sub> 0.80V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (10)	RES	Fig. 7	4.5 to 6.0 1.8 to 6.0	0.75V <sub>DD</sub>		V <sub>DD</sub>	V
"L"-Level Input	V <sub>IL</sub> (1)	Port A	Output Nch Tr OFF	4.5 to 6.0	VSS		0.5	
Voltage	AND		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3.0 to 6.0	Vss		0.35	
	V <sub>IL</sub> (2).	Ports C. D	Output Nch Tr OFF		Vss		0.30V <sub>DD</sub>	V
	11			3.0 to 6.0	Vss		0.25V <sub>DD</sub>	V
	<b>V</b> j <u>r</u> (3)	Ports E, F, G, H	Output Nch Tr OFF		Vss		0.25V <sub>DD</sub>	V
				3.0 to 6.0			0.20V <sub>DD</sub>	V
	V <sub>IL</sub> (4)	Port. B	At internal reference voltage mode	4.0 to 6.0	V <sub>SS</sub>		0.35V <sub>DD</sub>	
and the second	V <sub>1E</sub> (5)	RES //	Fig. 7	4.5 to 6.0	VSS		0.25V <sub>DD</sub>	
A A	<u> </u>			1.8 to 6.0	Vss		0.20V <sub>DD</sub>	V
	<b>₩</b> <sub>IL</sub> (6)	OSČ1, X1	Fig. 5, Fig. 6	4.5 to 6.0	V <sub>SS</sub>		0.30V <sub>DD</sub>	<u> </u>
	2000	<u> </u>		3.0 to 6.0	Vss		0.20V <sub>DD</sub>	
	V <sub>I</sub> ((7)	∕TEST		4.5 to 6.0 3.0 to 6.0	Vss		0.30V <sub>DD</sub>	
Common-Mode Input	V <sub>СММ</sub>	Port B	Offset voltage	4.5 to 6.0	V <sub>SS</sub> +1.0		0.25V <sub>DD</sub> V <sub>DD</sub> -1.5	
Voltage Range Instruction Cycle Time	Tava		≦VOFS (Note 1)	(Note 1)	0.92			1
Main Clock OSC	TCYC /	OSC1, OSC2	Crystal, ceramic	3.0 to 6.0	3.5		67	μs MHz
100 100 100 100 100 100 100 100 100 100	fosc ///	0301, 0302	resonator OSC (Note 1) Fig. 1	3.0 10 0.0	3.5	4.19	4.2	IVITIZ
Main Clock Input Frequency Range	f <sub>E</sub> OSC	OSC1	External clock (Note 1) Fig. 5	3.0 to 6.0	2.0		4.33	MHz
Main Clock Input	twosch	OSC1	External clock	3.0 to 6.0	100			ns
"H"-Level Pulse Width Main Clock Input	twoscl	OSC1	Fig. 5 External clock	3.0 to 6.0	100			ns
"L"-Level Pulse Width	100==	0801	Fig. 5	30.050		-	20	<del> </del>
Main Clock Rise Time	toscr	OSC1	External clock Fig. 5	3.0 to 6.0	}		30	ns

Parameter	Symbol	Applicable	Conditions		[	Limits		•
raiailletei	Syllibol	Pins, Remarks	Conditions	<b>V</b> DD[V]	min	typ	max	Unit
Main Clock Fall Time	tOSCF	OSC1	External clock Fig. 5	3.0 to 6.0	ai.		30	ns
Main Clock OSC Constant	CO1, CO2		Fig. 1	3.0 to 6.0	Ref	er to Table	1.	_
Sub-clock OSC Frequency Range	fx	X1, X2	Crystal OSC Fig. 2	2.7 to 6.0	30	32.768	35	kHz
Sub-clock Input Frequency Range	fEX	X1	External clock Fig. 6	2.7 to 6.0	30		35	kHz
Sub-clock Input "H"-Level Pulse Width	tWXH	X1	External clock Fig. 6	2.7 to 6.0	6		/ / 34	μs
Sub-clock Input "L"-Level Pulse Width	tWXL	X1	External clock Fig. 6	2.7/to 6.0	6		34	μs
Sub-clock Input Rise Time	<sup>t</sup> XR	X1	External clock Fig. 6	2.7 to 6.0			0.2	μs
Sub-clock Input Fall Time	<sup>t</sup> XF	X1	External clock Fig. 6	2.7 to 6 Q			0.2	μs
Sub-clock OSC Constant	CX1, CX2		Fig. 2	2.7 to 6.0	Ref	er to Table	2.	

(Note 1) Since the frequency also depends on the supply voltage and operating cycle time, both must be referred to.



# 3. Electrical Characteristics at $T_a = -30$ to $+70^{\circ}$ C, $V_{SS} = 0$ V


Parameter	Symbol	Applicable	Conditions			Limits		
	-	Pins, Remarks		V <sub>DD</sub> [V]	min	typ	max	Unit
"H"-Level Input	կн(1)	Ports A, C, D, E2,	Output Nch Tr OFF	2.7 to 6.0		Carlos Maria	5.0	μΑ
Current		F to H of OD	(Including Nch Tr			A STATE OF THE STA		
		type	OFF leakage		11	All Marian		
			current)		l st st s		Market Market	
	I(2)	Ports EO, E1	V <sub>IN</sub> =+13.5V	27+-60			- 1 A	
	I <sub>iH</sub> (2)	PORS EO, ET	Output Nch Tr OFF	2.7 to 6.0		100	) /1.0	μΑ
	1		(Including Nch Tr OFF leakage				and the state of t	
			current)	and the second			( j	
			V <sub>IN</sub> =V <sub>DD</sub>	of the	A STATE OF THE STA		7	
		Port B, RES	V <sub>IN</sub> =V <sub>DD</sub>	11	900			
	J <sub>H</sub> (3)	OSC1, X1	V <sub>IN</sub> =V <sub>DD</sub>	2.7 to 6.0			10	μΑ
"L"-Level Input	Iլ <u>լ</u> (1)	Ports A, C to H of	Output Nch Tr OFF	2.7 to 6.0	-1.0			μА
Current		OD type	V <sub>IN</sub> =V <sub>SS</sub>	100		11		
		Port B	V <sub>IN</sub> =V <sub>SS</sub>	2.7 to 6.0	1.0°	24 <sup>8</sup>		μA
	I <sub>IL</sub> (2)	Ports A, C to H of	Output Nch/Tr/OFF	2,7 to 6.0	-1.3	-0.35		mA
		PU type	V <sub>IN</sub> =V <sub>SS</sub> //					
	I <sub>I</sub> ը(3)	OSC1, X1	V <sub>IN</sub> =V <sub>S</sub> Š/	2.7 to 6.0				μA
#1# C-1-1 O A	I <sub>I</sub> L(4)	RES	V <sub>IN</sub> =Vss	2.7 to 6.0		-25		μA
"H"-Level Output Voltage	V <sub>OH</sub> (1)	Ports A, C to H of	IOH≠50μA 🥡	4:U to 6.0	V <sub>D</sub> D-1.2			V
voitage	1/01/21	PU type	15.6 10.	000 to 0.0	1 // N			ļ
	V <sub>OH</sub> (2)	Ports A, C to H of	IOH=−10MA	AEO 10 030	V <sub>DD</sub> -0.5			\ V
	V <sub>OH</sub> (3)	PU type TO to T11,	1 <sub>OH</sub> =-20mA	4.0 to 6.0	V <sub>DD</sub> −1.8			V
	AOH(2)	T12/S11 to	IOHZOMA	4.0 10 6.0	VDD-1.8			\ \
		T15/S8		11	i			
	V <sub>OH</sub> (4)	TO to T11,	I <sub>OH</sub> =−1mA	3.0 to 6.0	V <sub>DD</sub> -1.0			$\forall \nabla$
	* Omt 17	T12/S11 to	OH in other ports	9.0 10 0.0	1.0			\ \ \
		T15/S8///	is less than -1mA.	f				
	V <sub>OH</sub> (5)	S0 to \$7	I <sub>OH</sub> =+5mA	4.0 to 6.0	V <sub>DD</sub> -1.8			V
	V <sub>OH</sub> (6)	S0 to \$7	JOH=-1mA/	3.0 to 6.0	V <sub>DD</sub> -1.0			V
	J.I.		IOH in other ports					`
			is less than -1mA.					
"L"-Level Output	V <sub>OL</sub> (1)	Ports C, D	lo∟=20mA	4.0 to 6.0			1.5	V
Voltage		/ 46	- 1 1					
	V <sub>OL</sub> (2)	Ports C. D	Io <u>l</u> =2mA	3.0 to 6.0			0.5	V
	garden galite		lgi_in other ports is			İ		
		4	less than 1mA.					<u> </u>
	V <sub>Ø</sub> (,(3)	Ports A, E to H	JOL=5mA	4.0 to 6.0			1.5	
	Vol(4)	Ports A, E to H	I <sub>OL</sub> =1mA	3.0 to 6.0		İ	0.5	V
			IOL in other ports is			Ì		!
"L"-Level Output	la:	TO + T11	less than 1mA.	E 0	100	202	700	
Current	IOL	10 to 111, 112/S11 to	Output Pch Ir OFF   VOUT=3.0V	5.0	190	362	/60	μΑ
(Current flowing in		T15/S8, \$0 to \$7	VOUT=3.0V   Vp≕−35V					
pull-down resistor)	A STATE OF THE STATE OF	of PD type	.b= 004					1
Output OFF-State	loff(1)	TO to T11,	Output Pch Tr OFF	3.0 to 6.0	<u> </u>	<del> </del>	30	μA
Leakage Current		T#2/S11 to	VOUT=VDD	2.0 10 0.0			30	"^
		/15/S8, S0 to S7	1001 100					
		of OD type			1			
	IOFF(2)	TO to T11,	Output Pch Tr OFF	3.0 to 6.0	-30			μA
		T12/S11 to	V <sub>OUT</sub> =V <sub>DD</sub> -40V					1
// A 30		T15/S8, S0 to S7	55. 22		}			
		of OD type						
Resistance of Pull-up	B⊤rú	Ports A, C to H of		5.0	6	15	24	kΩ
MOS Transistor	<u> </u>	PU type						<u> </u>
Pull-up Resistance	∄u	RES		5.0	100	220	400	_
Pull-down Resistance	Rd	T0 to T11,		5.0	50	105	200	kΩ
		T12/S11 to						
		T15/S8, S0 to S7						
Main Clock OSC	t	of PD type	A 10MUs series	204-00		1	<del></del>	<del> </del>
Stabilizing Period	tMXS	OSC1, OSC2	4.19MHz crystal	3.0 to 6.0			30	ms
Stabilizing Feriod	t140==	0801 0802	OSC	20+- 60			1 40	l
	tMCFS	OSC1, OSC2	4.0MHz ceramic	3.0 to 6.0			10	ms
	I	1	resonator OSC		<u> </u>	1		1

Parameter	Symbol	Applicable	Conditions	\$4 F= -7		Limits		
	, -	Pins, Remarks		V <sub>DD</sub> [V]	min	typ	max	Unit
Sub-clock OSC Stabilizing Period	tsxs	X1, X2	32.768kHz crystal OSC	2.7 to 6.0		à <u>,</u>	10	S
Serial Clock		<u> </u>			A STATE OF THE STA	The state of the s		
Input Clock Cycle	tCKCY(1)	SCKO, SCK1	Fig. 8	4.5 to 6.0	1.6	1000		μs
Output Clock Cycle Input Clock "L"-Level	tCKCY(2)	SCKO, SCK1	Fig. 8	4.5 to 6.0	1.84	67 126	* Salar	μs
Pulse width (Note 2)	tCKL(1)	SCKO, SCK1	Fig. 8	4.5 to 6.0	0.7		<u> </u>	μs
Output Clock "L"-Level Pulse Width	tCKL(2)	SCKO, SCK1	Fig. 8	4.5 to 6.0	0.92			μs
Input Clock "H"-Level Pulse Width (Note 2)	tCKH(1)	SCKO, SCK1	Fig. 8	4,5 to 6.0	0.7		<i>f</i>	μs
Output Clock "H"-Level Pulse Width	tCKH(2)	SCKO, SCK1	Fig. 8	4.5 to 6.0	0.92			μs
Input Clock Rise Time	tCKR(1)	SCKO, SCK1	Fig. 8	4.5 to 6.0		11	3.0	μs
Output Clock Rise Time	t <sub>CKR</sub> (2)	SCKO, SCK1	Fig. 8	4.5 to 6.0			0.1	μs
Input Clock Fall Time	tCKF(1)	SCKO, SCK1	Fig. 8	4.5 to 6.0			3.0	μs
Output Clock Fall Time	tCKF(2)	SCKO, SCK1	Fig. 8	4.5 to 6.0	garage grant		0.1	μs
Serial Input Data Setup Time	tіск	SIO, SI1	Specified for Jot SCKO, SCK1 Fig. 8	4.5 to 6.0	0.2			μs
Data Hold Time	tCKI	SIO, SI1		4.5 to 6.0	0.2			μs
Serial Output Output Delay Time	<sup>t</sup> CKO	S00, S01	Specified from \_of	4.5 to 6.0			0.5	μs
lh.	V		External 1kΩ External 50pF Fig. 8	201-60		0.414		
Hysteresis Voltage Comparator Response	VHYS	Ports E to H. RES	At 100mV	3.0 to 6.0 4.5 to 6.0		0.1V <sub>DD</sub>	50	V
Speed	TRS	COL B	overdrive mode	4.5 10 0.0		-	50	μs
Comparator Input Offset Voltage	VOFS	Port B	V <sub>IN</sub> =1.0V to V <sub>DD</sub> =1.5V V <sub>REF</sub> =1.0V to V <sub>DD</sub> -1.5V	4.5 to 6.0		±20	±100	mV
Operating Current Dissipation (Note 3)	IDÓØP(1)	VDD .	A.19MHz x 1/1 high-speed operation mode (TCYC=0.95µs) 32.768kHz sub- clock oscillating	4.5 to 6.0		4.5	10	mA
	IDDOP(2)	V <sub>DD</sub>	4.19MHz x 1/2 high-speed operation mode (T <sub>CYC</sub> =1.9µs) 32.768kHz sub- clock oscillating	4.0 to 6.0		2.7		mA
	IDDOP(3)	√V <sub>DD</sub>	4.19MHz x 1/32	3.0		0.35	0.7	
			low speed operation mode (TCYC=30.5µs) 32.768kHz subclock oscillating	6.0		1.5	, 3	mA
The state of the s	IDDOP(4)	V <sub>DD</sub>	32.768kHz low-	2.7	~~	0.035	0.12	mA
			speed operation mode (T <sub>CYC</sub> =61 µs) 4.19MHz main	6.0		0.4	1.2	
Note 2) When using th			clock stop	<u> </u>		<u> </u>		

(Note 2) When using the internal clock, T<sub>cKU(2)</sub> and T<sub>cKH(2)</sub> (pins SCKO and SCK1) have a minimum pulsewidth of 0.92  $\mu$ s. This value is, however, dependent on the pull-up resistor and may, in some cases, be less than the above rating. The value of the pull-up resistance should be selected to ensure a minimum pulsewidth for T<sub>CKL(1)</sub> and T<sub>CKH(1)</sub> that is greater than the rated 0.7  $\mu$ s.

Parameter	Combal	Applicable	Conditions			Limits			
rarameter	Symbol	Pins, Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	Unit	
Standby Current	IDDST(1)	V <sub>DD</sub>	4.19MHz main	2.7	ri k	4	18	μΑ	
Dissipation (Note 3)			clock stop 32.768kHz sub- clock oscillating (HALT mode)	6.0		120	300	μΑ	
	IDDST(2)	V <sub>DD</sub>	Complete standby (HOLD mode)	1.8 6.0 /		0.02 0.05	10		

(Note 3) The current flowing in the I/O port transistors and pull-up/pull-down resistors is excluded.






Fig. 1 Main Clock OSC Circuit





Fig. 2 Sub-clock Crystal OSC Circuit

Table 1 Main Clock OSC-Guaranteed Constants

OSC Mode	Maker	Resonator	CO1	CO2
4.194304 MHz	Tokyo Denpa	HC-43/u CL=18pF Drive level =100mW	22pF	22pF
crystal OSC	Kinseki	HC-49/u CL=16pF	15pF	15pF
	KIIISEKI	HC-49/u CL=24pF	27pF	27pF
	Murata	CSA-4.00MG	33pF	33pF
4.0MHz	Withata	CST-4.00MG*1	Unnec- essary	Unnec essary
ceramic resonator OSC	Kyocera	KBR-4.0MS	33pF	,33øF
	l d	KBR-4.0MES*1	Unnec essary	essarγ_

The differential between CO1 and CO2 should be within

± 10%, including wiring capacitance.






Fig. 3 Main Clock OSC Stalibizing Period




Table 2 Sub-clock Crystal OSC Guaranteed Constants

(Note) ©: Internal load capacifance of crystal resonator




Fig. 4 Sub-clock OSC Stabilizing Period




Fig. 5 Main Clock (External Clock) Input Waveform





Fig. 6 Sub-clock (External Clock) Input . . . Waveform



Notes for Program Evaluation
When evaluating the LC6538D with the evaluation chip (LC6593, LC65PG38D), the following must be observed.

<u>_</u>		Fund	**in=			
Classifi	ltem			Notes for evaluation		
2 8	Ports C, D output level at reset mode	Mass-production chip  Ports C, D can be brought to  "H" or "L" in a group of 4  bits.	Evaluation chip  Port C and port D can be brought to "H" or "L" by CHL pin and DHL pin, respectively.	CHL pin-and DHL pin must be set according to option specified for mass-production chip		
	Watchdog reset function	The presence or absence of time base timer-used watchdog reset function can be selected.	Whether or not to perform watchdog reset function with WDC pin can be determined.	WDC pin must be set according to option specified for mass-production chip.		
Notes for option	Port output configuration PU/OD	PU or OD can be selected in bit units.	Only Nch OD configuration without pull-up resistance	(LC6593-applied evaluation) External resistor (10ko/ms) on evaluation chip board must be connected to necessary port. (LC65PG38D-applied evaluation) Resistor must be connected to necessary port on application board.		
_	PU resistor configuration	PU resistor brought to Hi-Z at "L" output mode (Pch Tr is turned OFF)	PU resistor, being external resistor, whose impedance remains unchanged at "L" output mode.	For mass-production chip, leakage current only flows in Pch Tr at "L" output mode; for evaluation chip, current continues flowing in PU resistor at "L" output mode.		
	Port output configuration PD/OD	PD or OD can be selected in bit units.	Only Pch OD configuration without pull-down resistance	(LC6593-applied evaluation) External resistor (100kohms) on evaluation chip board must be connected to necessary port. (LC65PG38D-applied evaluation) Resistor must be connected to necessary port on application board. Load power supply must be also supplied on application board side.		
Notes for OSC	Constants for main clock	(Crystal OSC), (Ceramic resonator OSC) Catalog-guaranteed constants provide OSC at frequency specified in catalog.	(Crystal OSC) (Ceramic resonator OSC) Different from mass-production chip in circuit design and characteristic. OSC may be made unstable by wiring capacitance.	(Crystal OSC), (Ceramic resonator OSC) External constants must be fine-adjusted according to service conditions. Refer to note given below.		
Note	Constants for sub-clock	(Crystal OSC) Catalog-guaranteed constants provide OSC at frequency specified in catalog.	Crystal OSC) Different from mass- production chip in circuit design and characteristic. OSC may be made unstable by wiring capacitance.	(Crystal OSC) External conostants must be fine- adjusted according to service conditions. Refer to note given below.		
fics	OSC frequency for main clock, sub-clock	OSC frequency characteristic as indicated in catalog	Different from mass- production chip in circuit design and characteristic.	ES, CS must be used to evaluate characteristic in detail.		
Notes for electrical characteristics	Operating cultrent standby current	Current characteristic as indicated in catalog	Different from mass- production chip in circuit design and characteristic.	Standby current cannot be evaluated in detail. However, standby current can be confirmed roughly in the manner shown below. Be sure to confirm standby current.  ES, CS must be used to evaluate characteristic in detail.		
Notes for ele	Operating voltage	Supply voltage range as indicated in catalog	Restricted to the operating range of EPROM, other LSI	Evaluation chip must be also used at $V_{DD}=5V\pm5\%$ at which EPROM, other LSI are used. Therefore, $V_{DD}=5V\pm5\%$ only can be used for evaluation of mass-production microcomputers.		
	Operating temperature	Temperature range as indicated in catalog	Guaranteed temperature range: 10°C to 40°C	LC6593 and LC65PG38D must be used at 10°C to 40°C for evaluation.		

## < Confirmation methods for the standby function >

The standby current at the standby mode of the evaluation chip can be evaluated not exactly but approximately. Then, do the following steps.

#### (a) Confirmation of the standby state

Be sure to confirm whether or not the LSI enters the standby mode when the standby conditions are satisfied.

The following Table gives the current dissipation (typ.) at each mode as a guideline for confirmation of mode.

Mode	Main clock (4.19MHz)	Sub-clock (32kHz)	Current dissipation (typ.)
NORMAL, main clock 1/1 mode	osc	osc	Approx. 3.5mA to 3.7mA
NORMAL, main clock 1/2 mode	osc	osc	Approx. 2.3 mA to 2.5 mA
NORMAL, main clock 1/32 mode	osc	√osc √	Approx 1 mA to 1.2 mA
NORMAL, sub-clock mode	osc	// osc	<i>P. J. J. L. /i>
NORMAL, sub-clock mode	Stop	/ osc	Αρρτόχ. 100μΑ to 300μΑ
HALT, main clock 1/1 mode	osc 🦯	/ osc	Approx. 1mA
HALT, main clock 1/2 mode	osc 🏄	osc	
HALT, main clock 1/32 mode	osc 📝	osc /	
HALT, sub-clock mode	osc 🕖 🕟	osc //	
HALT, sub-clock mode	Stop	OSC //	Approx. 50μA
HOLD mode	Stop	Stop	Several nA to 300nA

- Note 1) The current dissipation values shown above are the values obtained when a separate power supply is used for the EPROM power supply.
  - The current dissipation values shown above are the values obtained when the WDC, CHL, DHL pins are brought to "L" level. When brought to "H" level, the current dissipation value per pin increases by approximately  $30\mu$ A. are brought to "L" level.
  - 3) The current dissipation at the NORMAL mode varies by the value of current dissipated in the pull-up resistor of IMO to IM7
    - IMO to IM7: The current dissipation per bit at "L" level increases by approximately 25 µA.
  - The current dissipation values at the HALT of HOLD mode are the values obtained when the EPROM is removed.
  - 5) All other pins for the evaluation chip are left open.

#### (b) Confirmation by the load current

Your program must be designed so that the current is not transmitted to the input/output ports prior to the execution of the HALT instruction. This can reduce the useless dissipation of the load current at the standby mode and be confirmed on an oscilloscope.

- 1) Design your program so that the current is not transmitted to the output ports prior to the execution of the HALT instruction.
- 2) Design your program and peripherals so that the input/output ports are not brought to the floating state (Hi-Z) at the standby mode.

If brought to the floating state (Hi-Z), current flows in the microcomputer input circuit section, causing more current dissipation. Therefore, the backup enable time is shortened extremely in applications where the capacitor backup is used.

#### < OSC constants when the EVA800-TB6538 is used >

When developing your program using evaluation chip board EVA800-TB6538, adjust the capacitor value according to the stray capacitance of the circuit because the crystal/ceramic resonator OSC constants for main clock and the crystal OSC constants for sub-clock depend on the conditions for evaluation and the cable length,

# LC6538D INSTRUCTION SET (by function)

Symbol	Description			
AC	: Accumulator		: Memory 1 addressed by DP	( ) ( ) : Contents
ACt	: Accumulator bit t		: Memory 2 addressed by DP	<ul> <li>Transfer and direction</li> </ul>
CF	: Carry flag	P(DPL)	: Input/output port addressed by DPL	+ Addition
CTL	: Control register	GP(DP)	: Pseudo port specified by DP	<ul> <li>Subtraction</li> </ul>
MSTEN	: Master interrupt enable flag	PC	Program counter	AND
DP	: Data pointer	STACK	: Stack register	V / OB
Ε	: E register	TMO	: Timer 0	V Exclusive OR
bFn	; Flag bit n	TMOF	: Timer 0 interrupt request flag	Exclusive OR
M1	: Memory 1	bAt,bHa,bLa	: Working register	
M2	: Memory 2	ZF	: Zero flag	

2	: Memory 2		ZF : Zero flag						S	21
T			Instruction code g 8		// 42 1	Status flag	7,7			
Foundation		Mnemonic	D7D6D5D4	D3D2D1D0	Byte	Partion Function		Description	affected	Remerks
<u>ا</u>	CLA	Clear AC	1100	0000		1	AC ← 0	The AC contents are cleared	ZF/	<b>*</b> 1
֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	crc	Çlear CF	1 1 1 0	0001	Ŀ	1	CF -0	The CF contents are cleared.	/ CF	
Ē [	STC	Set CF	1 1 1 1	0001	1	-	CF ←1	The CF is set.	J CF	
5	CMA	Complement AC	1110	1011	1	1	AC ←(AC)	The AC contents are complemented.	ZF	
ž	INC	Increment AC	0000	1 1 1 0	1	1	AC ←(AC) +1	The AC contents are incremented #1.	ZF CF	
٤	DEC	Decrement AC	0000	1 1 1 1	1	1	AC ←(AC) -1 \$ /	The AC contents are decremented -1.	ZF CF	
Accumulator manipulation instructions	RAL	Rotate AC left through CF	0000	0001	1	1	ACo ←(CF), ACo ←1← ACol. CF ←(ACol	The AC contents are shifted left through the CF	ZF CF	
	TAE	Transfer AC to E	0000	0011	ī	1	E - IACI	The AC contents are transferred to the E.		
\$	XAE	Exchange AC with E	0000	1101	ī	1	(AC) ‡(B)	The AC centents and the E conents are exchanged.		
	INM	Increment M1	0010	1 1 1 0	1	ī	M1(DP) - [M1(DP)]+1	The M1(DP) contents are incremented +1.	ZF CF	<del></del>
十		Decrement M1	0010	1 1 1 1	$\dagger$	-	M1(DP) - [M1(DP)]-1	The M1(DP) contents are decremented -1	ZF CF	
Ę	SMB bit	Set M1 data bit	0000	1 O B 1 B 0	H	1	M1(DP, B1B0)-1	A single bit of the M1(DP) specified with B1B0 is set.		
instructions	RMB bit	Reset M1 data bit	0010	1 0 8 18 9	1	1	M1 (DP,B1B0)-0	A single bit of the M1(DP) specified with B1B0 is reset.	ZF	
	AD	Add M1 to AC	0110	0000	1	1	AC — (AC)+[MIT(DP)]	Binary addition of the AC contents and the M1(DP) contents is performed and the result is stored in the AC.	ZF CF	
	ADC	Add M1 to AC with CF	0010	0,0,00	14	1	AC - (AC)+[M1(DP))" +(CF)	Binary addition of the AC, CF contents and the M1 (DP) contents is performed and the result is stored in the AC.	ZF CF	
	DAA	Decimal adjust AC in addition	1 1 1 0	0 110	1	1	A0-4 ACI + 6	6 is added to the AC contents.	ZF	
	DAS	Decimal adjust AC in subtraction	1 1 / 6	1010	j.	7	AC -(AC)+30	10 is added to the AC contents.	ZF	
HOTS	EXL	Exclusive OR M1 to AC	1/1/1 1	0101	1	Ť	AC ← (ÁÇÍ ¥ [M1(DP)]	The AC contents and the M1(DP) contents are exclusive-ORed and the result is stored in the AC.  The AC contents and the M1(DP) contents	ZF	
ing in	AND	AND M1 to AC	1110	0111	Î	1	AC TACI A [M1(DP)]	are ANDed and the result is stored in the AC.	ZF	
periso	OR	OR M1 to AC	1 1/4 0	0 4 02 1	1	<b>3</b> 100	AC (AC) V [M1(DP)]	The AC contents and the M1(DP) contents are ORed and the result is stored in the AC.	ZF	
Arithmetic operation/comparison instructions		Compare AC with M1		0 1 1			[M1(DP)]+(AC)+1	The AC contents and the M1(DP) contents are compared and the CF and ZF are set/reset.    Comparison result	ZF CF	
Arit	CI data	Compare AE with immediate gaza	0 1 0 0	1 0 0 0	2	2	13121110 +(AC)+1	The AC contents and the immediate data $1_3 2^1 _{10}$ are compared and the ZF and CF are set/reset.  Comparison result CF ZF $\frac{1_3 2 _{11} _{0} > (AC)}{1_3 2 _{11} _{0} = (AC)} = \frac{1_3 2 _{11} _{0} = (AC)}{1_3 2 _{11} _{0} = (AC)}$	ZF CF	
	CLI dalla	Compare DPL with	0010	1 1 0 0	2	2	(DP <sub>L</sub> ) ¥13121110	The DP <sub>L</sub> contents and the immediate data 13121110 are compared.	ZF	<u> </u>
***	LI data	Load AC with immediate data	1 1 0 0	13 12 11 10	١	,	AC -13121110	The immediate data 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub> is loaded in the AC.	2 F	<b>+</b> 1
-	S	Store AC to M1	0000	0010	1	١	M1(DP) (AC)	The AC contents are stored in the M1(DP).		
ļ	L	Load AC from M1	0010	0001	빋	1	AC [M1(DP)]	The M1(DP) contents are loaded in the AC	ZF	
ctions	XM data	Exchange AC with M1, then modify DP <sub>H</sub> with immediate data	1010	0 M <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	,	2	(AC) = [M1(DP)] DP <sub>H</sub> ← (DP <sub>H</sub> ) ↓ OM <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	The AC contents and the M1(DP) contents are exchanged and then the DP <sub>H</sub> contents are modified with the contents of (DP <sub>H</sub> ) \(\fomegarrightarrow\) OM2M1M0.	2F	The ZF is set/reset according to the result of (DP <sub>H</sub> ) vOM <sub>2</sub> M <sub>1</sub> M <sub>0</sub> .
Load/store instructions	х	Exchange AC with M1	1010	0000	1	2	(AC) \$ [M1(DP)]	The AC contents and the MT(DP) contents are exchanged.	ZF	The ZF is set/reset according to the DP <sub>pl</sub> contents at the time of instruction execution.
Load/	ΧI	Exchange AC with M1. then increment DPt	1 1 1 1	1110	1	2	(AC) = [M1(DP)] DPL(DPL) +1	The AC contents and the MI(DP) contents are exchanged and then the DP <sub>1</sub> contents are incremented ±1.	ZF	The ZF is set/reset according to the result of (DP <sub>L</sub> +1)
	XD	Exchange AC with M1,	1 1 1 1	1 1 1 1	1	2	+AC+ = [M1(DP)]	The AC contents and the M1(DP) contents are exchanged and then the	ZF	The ZF is set/reset seconding to the

Ş			Instruction code		r r				Status flag	
grand a		Mnemonic	D7 D6 D5 D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Byter	Cycles	Function	Description	affected	Remarks
-	ATBL	Read table data from program ROM	0 1 1 0	0011	,	2	AC.E←ROM (PCh E. ACI	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.	¥	
manipulation instructions	LDZ data	Load DPH with Zero and DPL with immediate data respectively	1000	13   2   1   10	1	1	DPH ←0 DP ( ←13 +2 1 + to	The DP <sub>H</sub> and DP <sub>L</sub> are loaded with 0 and the immediate data 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 0 respectively.		The state of the s
ation in	LHI data	Load OPH with immediate data	0100	13 12 11 10	1	1	DPH ← 13 12 11 10	The DP <sub>H</sub> is loaded with the immediate data 1312110.		77
ğ	IND	Increment DPL	1 1 1 0	1 1 1 0	1	1	DPL ← (DPL)+1	The DPL contents are incremented #1.	ZF*	1 11
	DED	Decrement DPL	1 1 1 0	1 1 1 1	1	1	DPL - (DPL) - 1	The DPL contents are decremented -1.	ZF	
pointer	TAL	Transfer AC to DPL	1 1 1 1	0111	1	1	DPL - (AC)	The AC contents are transferred to the DPL	1.3	
2	TLA	Transfer DPL to AC	1110	1001	1	1	AC ←(DPL)	The DP contents are transferred to the AC	N 3"	
Darts	XAH	Exchange AC with DPH	0010	0011	1	١	(AC) ≒(DPH)	The AC contents and the DP <sub>H</sub> contents are exchanged.		
infructions	XAI XAO XAI XA2 XA3	Exchange AC with working register At	1 1 1 0	0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 0	1 1 1	1 1 1	(AC) = (bAO) (AC) = (bA1) (AC) = (bA2) (AC) = (bA3)	The AC contents end the contents of working register At are packing end at is, assigned one of bAO, bA1, bA2, bA3, according to 1116 of specified register bank b.		
iori	XHa XHO XH1	Exchange DPH with working register Ha	1 1 1 1	1 0 0 1 1 0 0	1	1	( DPH) ≒ (bH0) ( DPH) ≒ (bH1)	The DP <sub>H</sub> contents and the contents of working (egister Ha are exchanged. Ha is assigned bither of bHO or bH1 according to a at specified register bank b.		
instruct	XLa XLO XL1	Exchange DPL with working register. La	1 1 1 1	0 0 0 0 1 0 0	1	1	(DPL)=(6L0) (DPL) = (6L1)	The DP_contents and the contents of working register Le are exchanged. La is assigned either of bLO to bL1 according to a of specified register bank b.		
	SRBA	Set Register Bank Address	1 1 1 1	0010	1	1	RBF + It lo of SB	The bank value specified by the SB instruc- tion is set in the register bank flag.		
	SFB 11ag	Ser flag bit	0101	B3 B2 B1 B0	1	21	/bFn — 1	The flag specified with B3B2B1B0 of specified register bank b is set.		
Fing manipulation instructions	RFB flag	Reset flag bil	0 0 0 1	83 82 81 80			ben - Co	The flag's pecified with B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> of specified register bank b is reset.	ZF	The flags ser divided into 16 groups of OFO to OF3, OF4 to OF7, 3F8 to 3F15. The ZF is set/reset according to the 4 bits including a single bit specified with immediate data B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> .
	JMP addr	Jump in the current bank	0 1 1 0 P7P6P5P4	1 PigPyPa P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC - PC12 PC11 (or PC11) P10P9 P6 P7 P6 P5 P4 P3 P2 P1 P0	A jump to the addrass specified with the PC12PC11 (or PC11) and immediate data P10P9P8P7P6P5P4P3P2P1P0 occurs.		If the BANK and \$6 instructions or executed consecu- vely, the bank is changed.
tions	JPEA	Jump in the current page modified by E and AC	1111	1010/	1	1	PC7~0 ←(E, AC)	A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs.		
tine instru	CZP addr	Call subroutine in Ate 2ero page	011	P3 P2 P2 P0	1	1	STACK ← (PC)+1 PC12-6, PC 1 ~0 ←0 PC5~2←P3P2P1P0	A subroutine in page 0 of bank 0 is called.		
Jump/subroutine instructions	CAL addr	Call subroutine in the zero bank	0 1 0 P1P6P5P4	P10P9 P8 P3 P2 P1 P0	2	2	STACK - (PC) + 2 PC12-0 - OOP10P9P6 P7P6PSP4P3P2P1P0	A subroutine in bank 0 is called.		
Ž	RŢ	Return from subroutine	0 1/1/0	0010	1	1	PC ← (STACK)	A return from a subroutine occurs.		
A.	ATE	Religion (rom interrupt coutine	0010	0010	1	1	PC ←(STACK) CF ZF ←CSF.ZSF	A return from an interrupt service routine occurs.	ZF CF	
Grand Contract of the Contract	BANK	Change bank	1 1 1 1	1 1 0 1	1	1	PC+1 ← (PC+1) GP(DP) M2(DP)	The bank of ROM is specified. The pseudo port is specified. The RAM2 is specified.		
	SB	Sel bank	0110	0 1 11 10	1	1	PC12 PC11 + 11. lo RBF + Islo	The bank of ROM is specified. The bank of working register, flag is specified.	:	

dnosi		Mnemonic	Instruct	ion code	8ytes	Cycles	Function	Description	Status flag	Remarks
E 6.	BAL -dd-	Research on AC had	D7 D6 D5 D4		ļ.,	<u>ļ    </u>		If a single bit of the AC specified with	affected	Mnemonic is BAO
	BAt addr	Branch on AC bil	O 1 1 1 P7P6P5P4	0 0 tito P3P2P1P0	2	2	PC7 - 0 P7 P6P5 P4 P3 P2P1P0 II AC1 1	the immediate data $t_1t_0$ is 1, a branch to the address specified with the immediate data $P_7P_6P_6P_4P_3P_2P_1P_0$ within the same page occurs.	San San San San San San San San San San	to BA3 according to the value of t.
	BNAt addr	Branch on no AC bit	O O 1 1 P7P6P5P4		2	2	PC7 ~0 ← P7 P8P5P4 P3P2P1P0 +F AC1 = 0	If a single bit of the AC specified with the immediate data t <sub>1</sub> t <sub>2</sub> is 0, a branch to the address specified with the immediate data P <sub>2</sub> P <sub>8</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is SNAO to BNA3 scoording to the value of t.
	BMI addr	Branch on M1 bit		O Itito P3P2P1Po	2	2	PC 7 ~0 ← P7 P6 P5 P4 P3 P2 P1 P0 if [M1(DP, tito)] = 1	If a single bit of the M1(DP) specified with the immediate data t1tg is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Minemonic is BMO to BMS seconding to this value of t
	BNMt addr	Branch on no M1 big	O O 1 1 P7P6P5P4	O Itito Pa Pa Pi Po	2	2	$PC7 \sim_0 \leftarrow P7 P6 P5 P4$ P3 P2 P1 P0 if $[M1(DP, t10)] = 0$	If a single-bit of the M1(DP) specified with the immediate data t <sub>1</sub> () is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>6</sub> P <sub>4</sub> P <sub>3</sub> P <sub>3</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is BNMO to BNM3 according to the value of t.
ons	BPt addr	Branch on Port bit		1 Otito P3P2P1P0	2	2	PC7~0←P7P6P6P6 P3P2P1P0 if (PIDPL Lito)) = 1	If a single bit of port P(DP <sub>L</sub> ) specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 1.5 branch to the address specified with the immediate data P <sub>2</sub> P <sub>0</sub> P <sub>0</sub> P <sub>2</sub> P <sub>3</sub>		Mnemonic is SPO to SP3 spoording to the value of t.
Branch instructions	BNPt addr	Branch on no Pori bit	O O 1 1 P7 P6 P5 P4	1 Otito P3 P2 P1 P0	2	2	PC7~0 P2P6P5P4 P3P2P1P0 (1(P(DP4 t/t o))=0	If a single bit of port P(DP <sub>L</sub> ) specified with the immediate data 1, to is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>8</sub> P <sub>8</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Minemonic is BNP0 t BNP3 according to the value of I.
Brar	BC addr	Branch on CF	0 1 1 1 P1P6P5P4	1 1 1 1 P3P2P1P0	2	2	PC 2 0 - P7 P6 P5 P6 P3 P2 P1 P0	If the CF is \$ a branch to the address specified with the immediate data 898885878929190 within the same page occurs.		
	BNC addr	Branch on no CF	0 0 1 1 P1P6P5P4	1 1 1 1 P3 P2 P1 P0	2	2	PC1-0←P1P6P5P4 P3P2P1P0 11 CF = 0	If the CF is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>8</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		_
	BZ addr	Branch on 2F	O I 1 1 P7P6P5P4	1 1 1 0 P3 P2 P1 P0	2	2	PC7 0 P7P6P5P4 P3P3P1P0 If ZF=1	If the ZF is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		
	BNZ addr	Branch on no 2F	O O 1 1 P7P6P5P4	1 / 1 0 PaP2P1P0	2	2	PC 0 ← P7P6P5P4 P1P2P4P07 2F = 0	If the ZF is 0, a branch to the address specified with the immediate data P7P6P5P4P3P2P1P0 within the same page occurs.		
	BFn addr	Branch on flag bil	A STANDARD	Agnanano Papapi Po		2	PC	If the immediate data nannanno. specified flag bit of the 16 flags of specified register bank b is 1, a branch to the address specified with immediate data P7Pg 5PaPa 19PQ within the same page occurs.		Mnemonic is BFO to BF15 according to the value of n.
	BNFn addr	Branch on no flag	1 0 0 1 P P P 6 P 5 P 4	PaPaPuPa	100	2	PC 7 0 P7 P6 P5 P4 P3 P2 P1 P0 1 bFn = 0	If the immediate data ngngngngngspecified flag bit of the 16 flags of specified register bank b is 0, a branch to the address specified with immediate data P <sub>7</sub> P <sub>8</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>O</sub> within the same page occurs.		Mnemonic is BNF0 to BNF15 second in to the value of n.
tions	1P	Input port to AC	0000	1890y	a file	4	AC — [P(DPL)] or [GP(DP)] or [M2(DP)]	The contents of port P(DP <sub>L</sub> ) or pseudo port GP(DP) or RAM2 are loaded in the AC.	ZF	) 
Struc	OP	Output AC to port	0110	0001	100	1	P(DPL) or GP(DP) or M2(DP) — (AC)	The AC contents are output to port P(DP <sub>L</sub> ) or pseudo port GP(DP) or RAM2.		
Input/output instructions	SPB bit	Sel pout bil	0000	0 1 B/1 B/6	1	2	P(DPL, B1B0) or GP(DP, B1B0) or M2(DP, B1B2) 1	A single bit in port P(DP <sub>1</sub> ) or pseudo port GP(DP) or RAM2 specified with immediate data B <sub>1</sub> B <sub>0</sub> is set.		When this instruction is executed, the E contents are destroyed.
Input/	RPB bil	Pleset port bit	0.010	0 1 B1 B0	1	2	P(DPL B1B0) or GP(DP, B1B0) or M2(DP, B1B2) — 0	A single bit in port P(DP <sub>1</sub> ) or pseudo port GP(DP) or RAM2 specified with immediate data B <sub>1</sub> B <sub>0</sub> is reset.	ZF	When this instruction is executed, the Electrony
	SCT L <sup>2</sup> byf	Set control regreter	0 0 1 9	1 1 0 0 B3 B2 B1 B0	2	2	CTL, B3B2B1B0 - 1 or MSTEN - 1	The immediate data B <sub>3</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub> -specified bits of the control register (individual interrupt enable flag) or the master interrupt enable flag is set.		*2
Other instructions	ACTL ын	Reset control yegister bit	0010	1 1 0 0 B3 B2 B1 B0	2	2	CTL, B3B2B1B0 — 0 or MSTEN — 0	The immediate data B <sub>3</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub> -specified bits of the control register (individual interrupt enable flag) or the master interrupt enable flag is reset.	ZF	*2
Mer inst	WIIN	Write timer - 0	1 1 1 1	1001	'	1	TMO (E), (AC) TMOF 0	The E and AC contents are loaded in the timer 0. The TMF is reset.	TMOF	
ర్	HAL T	она! (	1111	0110	١	ľ	Halt, Hold	The standby mode is entered.		
	NOP	No operation	0000	0000	٦	1	No operation	No operation is performed, but 1 machine cycle is consumed.		

<sup>\*1</sup> If the CLA instruction is used consecutively in such a manner as CLA, CLA, ----, the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.
\*2 B<sub>3</sub>B<sub>2</sub>B<sub>1</sub>B<sub>0</sub> = 0000B to 1000B

#### LC6538D Option Code Specifying Method


## **General Description**

It is requested that you should submit to us various mask options of the LC6538D together with the program code which are stored in an EPROM.


By using our cross assembler for the LC6538D, the option code can be specified interactively and stored in the EPROM.


If our cross assembler is not used, specify the option code as shown below. (This is the same as the method where the cross assembler is created.)


The Type No. of the EPROM to be submitted is 27128.



#### **Option Code Contents**







# Notes on Programming

• In this section, we shall describe the notes on developing programs for the LC6538D microcomputer.

	Item	Function	Notes			
	System clock mode	One of the following clock sources can be selected on your program as the system clock source for the LC6538D microcomputer.  ① Main clock 1/1 mode (Tcyc=0.95\mus) ② Main clock 1/2 mode (Tcyc=1.9\mus) ③ Main clock 1/32 mode (Tcyc=30.5\mus) ④ Sub-clock mode (Tcyc=61\mus) (Note) Main clock: 4.194304MHz Sub-clock: 32.768kHz	The main clock must be supplied at the system start-up. The sub-clock must be supplied when your application is designed to use the sub-clock mode.			
n clock	System clock select	The system clock source can be selected by setting data in the clock mode flag (CMF: 2 bits) of the system clock control register.  CMF	System clock modes can be changed only when the main clock oscillation is stable or the clock signals are sent from external clock with the 4MSTPF flag set to "O".  The clock mode newly selected by the CMF flag is actually activated up to 64/f0SC cycles later after data is set in that flag. To change high-speed mode to low-speed mode and then start the standby mode, execute the HALT instruction after the buffer time elapses.  Clock modes should be changed, with supplied voltage at 4.0V or greater.			
System clock	Main clock oscillation halt/start	The main clock operation (halt/start) can be controlled by setting data in the 4MSTPF flag of the system clock control register.  4MSTPF Main clock  O Start (at the reset)  1 Halt	<ul> <li>If one of the main clock modes is selected as the system clock source, you must not set the 4MSTPF flag to "1".</li> <li>Set the 4MSTPF flag to "1" after the sub-clock mode becomes actually activated. That is, you have to set the flag to "1" after the sub-clock mode is specified by the flag data and then becomes activated after the buffer time elapses.</li> <li>To change the main clock halt state at the sub-clock mode to one of the main clock modes, set the 4MSTPF flag to "0" and wait at least until the main clock oscillation becomes stable. Wait for t<sub>MXS</sub> or M<sub>CFS</sub> cycles.</li> </ul>			
	Low-speed operation mode	The following blocks are forced to stop their functions when the low-speed operation mode (main clock 1/32 mode or sub-clock mode) is selected.    Item	<ul> <li>Do not use the blocks at the left column during the low-speed operation mode.</li> <li>Note that the low-speed operation is selected at the system reset.</li> </ul>			

	Item	Function	Notes
	HALT mode activation/release	(Activation) The HALT mode can be activated by executing the HALT instruction when the SLPF flag of the standby control register has been already set to "O". However, the HALT instruction will be processed equally as the NOP instruction when the following HALT mode release conditions are satisfied.	If you want to release the HALT mode by using the PE2/START pin "H" level signal or interrupt release signal, set the WG2 or WG3 flag prior to the execution of the HALT instruction.
Standby mode		<ul> <li>(Release)</li> <li>(Release)</li> <li>(Reset)</li> <li>(The PE2/START pin signal level is "H" with the WG2=1.</li> <li>(The interrupt release signal is delivered with the WG3=1.</li> <li>(The overflow signal is generated by the time base timer circuit.</li> </ul>	
Stan	HOLD mode activation/ release	(Activation) The HOLD mode can be selected by executing the HALT instruction with the SLPF="1".	The HOLD mode can be released only by the reset signal.
		(Release) Reset	Execute a single NOP instruction prior to the execution of the HALT instruction for activating the HOLD mode.  Never output logic "1" to bit 1 of the standby control register (STBC).
re or w fu se	Vatchdog timer eset (effective inly if the vatchdog timer unction has been elected by ption)	The time base timer can be used to detect runaway and cause watchdog reset to occur.	<ul> <li>You have to create a routine which allows the TBF flag to be reset every program-defined time cycle (0.5sec. max.).</li> <li>The clock which has been already in operation must be selected as the time base timer source.</li> <li>If the time base interrupt request flag (TBF) is set to "1" prior to HALT activation, the HALT mode release signal triggered by time base overflow signal and watchdog reset signal are to be generated at the same time.</li> <li>To avoid the generation of watchdog reset signal in the above case, there are two methods as follows:         <ul> <li>Reset the TBF flag immediately before the HALT instruction is executed.</li> <li>Set the time base interrupt enable flag (TBEN) and HALT release enable flag (WG3) before the HALT instruction is executed.</li> </ul> </li> </ul>
Interrupt	Interrupt enable flag (Control register: 8 bits)	There are 8 interrupt enable flags, which are assigned to 8 interrupt sources. These flags are set to enable interrupt requests by SCTLO to SCTL7 instructions. Note that two or more flags cannot be set at a time.  All the interrupt enable flags are set to disable interrupt at the reset mode.	<ul> <li>The interrupt enable flags are not reset after interrupt processing is carried out. If you want to reset interrupt enable flag, you have to use the RCTL instruction.</li> <li>All the interrupt enable flags are reset when the HOLD mode is started up. You have to set necessary flags after the HOLD mode is released.</li> </ul>

	11	tem	Function	Notes
Interrupt	Inter	rupt request	<ul> <li>There are 8 interrupt request flags, which are assigned to 8 interrupt sources. Four interrupt request flags are assigned as an interrupt extended register. That is, 8 interrupt request flags are assigned as two internal extended registers. Therefore, these registers can be accessed by executing the BANK and IP/OP instructions consecutively. If you input data to the accumulator (AC) from one of these registers, you can use the BANK and IP instructions consecutively. If you output data to one of these registers, you can use the BANK and OP instructions consecutively. However, you cannot set any bit of the internal extended register. If you are to reset some bits of the register, set data of O for them but 1 for other bits in the accumulator and output the data to interrupt request register by executing the BANK and OP instructions consecutively.</li> <li>Flags other than timer 1 interrupt request flag (TM1F) are set to "O" at the reset mode.</li> <li>The TMOF, SIOOF, SIO1F flags are reset at the time of WTTM instruction execution, SIOO, SIO1 data transfer start, respectively.</li> </ul>	<ul> <li>◆ These flags are not reset even after interrupt processing is carried out.         Reset the interrupt source flag of a corresponding interrupt source factor when interrupt processing is performed.         ◆ All the flags are reset when the HOLD mode is started up.         ◆ The interrupt request register cannot be manipulated by the BANK + SPB/RPB instructions.</li> </ul>
	Port E	PE <sub>0</sub> /V <sub>REF0</sub> PE <sub>1</sub> /V <sub>REF1</sub> PE <sub>2</sub> /START	Port E <sub>O</sub> and E <sub>1</sub> can be also used as the external reference voltage input pins V <sub>REFO</sub> and V <sub>REF1</sub> for comparator input (port B).  Port E <sub>2</sub> can be also used as the HALT mode control pin START.	VREFO, VREF1, and START, you have to output logic "1" to the PEO, PE1, and PE2. (At the reset mode, the PEO to PE2 pins are all set to "1".)
on ports	Port F	PF <sub>0</sub> /Sl <sub>0</sub> PF <sub>1</sub> /SO0 PF <sub>2</sub> /SCK0 PF <sub>3</sub> /INTO	Port F <sub>O</sub> and F <sub>1</sub> , and F <sub>2</sub> can be also used as the SIO, SOO, and SCKO pins for serial data transfer 0.  Port F <sub>3</sub> can be also used as the INTO pin for external interrupt 0 input.	<ul> <li>If you want to use these pins as SIO, SOO, SCKO, and INTO, you have to output logic "1" to the PFO, PF1, PF2, and PF3. (At the reset mode, the PFO to PF3 pins are all set to "1".)</li> </ul>
on use of common ports	Port G	PG <sub>0</sub> /SI1 PG <sub>1</sub> /SO1 PG <sub>2</sub> /SCK1 PG <sub>3</sub> /INT1	Port G <sub>0</sub> , G <sub>1</sub> , and G <sub>2</sub> can be also used as the SI1, SO1, and SCK1 pins for serial data transfer 1.  Port G <sub>3</sub> can be also used as the INT1 pin for external interrupt 1 input.	<ul> <li>If you want to use these pins as SI1, SO1, SCK1, and INT1, you have to output logic "1" to the PG<sub>0</sub>, PG<sub>1</sub>, PG<sub>2</sub>, and PG<sub>3</sub>. (At the reset mode, the PG0 to PG3 pins are all set to "1".)</li> </ul>
Notes	Port H	PH <sub>0</sub> /DACO PH <sub>1</sub> /DAC1 PH <sub>2</sub> /SQR	Port Ho and Ho can be also used as the DACO and DAC1 pins for PWM type DAC output.  Port Ho can be also used as the SQR pin for burst pulse signal output.	<ul> <li>If you want to use these pins as DACO, CAC1, and SQR pins, you have to output logic "O" to the PHO, PH1, and PH2. (At the reset mode, the PHO, PH1, and PH2 pins are all set to "1".)</li> </ul>
		PH3/HCNT	Port H3 can be also used as the HCNT pin for horizontal sync signal input.	<ul> <li>If you want to use these pins as HCNT, you have to output logic "1" to the PH3. (At the reset mode, the PH3 pin is set to "1".)</li> </ul>

	ltem		Function	Notes
	Operational status at system clock selection	clock 1/32 mod	has entered low-speed operation mode (main de or sub-clock mode), dynamic display mode t successfully carried out.	When low-speed operation mode is employed, do not select the dynamic display mode.
y controller	Operational status at standby mode	Dynamic display mode	Segment output pin····'H''-level output at all the pins     Digit output pinUnpredictable     Fixed address output pinKeeps old contents	Select display QFF mode prior to the standby mode activation so that no current is dissipated by FLT pin
Display		Static display mode	S0 to S7 pins"H"-level output at all the pins     T0 to T11     T12/S11 to T15/S8 pinsKeeps old contents.	
		Display OFF mode	All FLT pins"L"-level output at the all pins	

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - C Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
    - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.