CMOS LSI



No. 2076D

## LC6520C, 6522C, LC6520H, 6522H

Single-Chip 4-Bit Microcomputers for Medium/Large-Scale Control-Oriented Applications

The LC6520C/H are single-chip 4-bit microcomputers that contain a 4K-byte ROM, 1K-bit RAM, have 42 pins, and are fabricated using CMOS process technology. Besides 8 input/output common ports of 32 pins and an input port of 4 pins, the LC6520C/H have specific ports that are used to provide the interrupt function, bit/8 bit serial input/output function, and burst pulse output function. All output ports are of the open drain type with a withstand voltage of 15 V and a drive current of 20 mA and have the option of containing a pull-up resistance bitwise


The LC6520C/H are the same as our LC6500 series in the basic architecture of the CPU and the instruction set, but are made more powerful in the stack level and the cycle time.

The LC6522C/H are the same as the LC6520C/H, except that they contain a 2k byte ROM, 512-bit/RAM.


#### Features


- Instruction set with 80 instructions (Common to the LC6500 series)
- ROM/RAM
  - 4096 bytes/1024 bits (LC6520C/H)
  - 2048 bytes/512 bits (LC6522C/H)
- Instruction cycle time: 6 μs (C version, V<sub>DD</sub> = 3 to 5.5 ₩)
  - 2.77  $\mu$ s (C version,  $V_{DD} = 4$  to 5.5 $\forall$ ) 9.92  $\mu$ s (H version,  $V_{DD} = 4.5$  to 5.5 $\forall$ )
- Serial input/output interface x 1 (4 bits/8 bits program selectable)
- I/O ports
  - Input port:
- 4 pins
- Input/output common ports: 32 pins
- Input input/output withstand voltage: 15 V max (all input input/output ports)
- Output current:
- 20 mA max (all output ports)
- Pull-up resistance:
- May be contained bitwise by option. (All output ports)
- Output level during reset:
- For ports C.D. output (H or L) during reset may be specified portwise by option.

# Package Dimensions 30258-D42SIC



## Package Dimensions 3052A-Q48A1C





## Pin Description


Pin Name	Pins	1/0	Functions	Options	During Reset
V <sub>DD</sub> V <sub>SS</sub>	1	·	Power supply		A Company of the Comp
OSC1	1	Input	Pin for externally connecting R, C or a ceramic resonator for	(1) External clock input (2) 2-pin RC OSC (3) 2-pin ceramic	
OSC2	1	Output	system clock generation • For the external clock mode, the OSC2 pin is open.	resonator OSC (4) Predivider option 1. No. predivider 2. 1/3 predivider 3. 1/4 predivider	
PA0 PA1 PA2 PA3	4	Input/output	<ul> <li>Input/output common port A0 to 3.         4-bit input (IP instruction)         4-bit output (OP instruction)         Single-bit decision (BP, BNP instructions)         Single-bit set/reset (SPB, RPB instructions)     </li> <li>Standby is controlled by the PA3 (or PA0 to 3).</li> <li>The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.</li> </ul>	(1) Open drain type output (2) With pull-up resistance (1), (2): Specified bit by bit.	(Output Nch transistor OFF)
PB <sub>0</sub> PB <sub>1</sub> PB <sub>2</sub> PB <sub>3</sub>	4	Input	Input Port Bg to 3 4-bit input (IP instruction) Single-bit decision (BP, BNP instructions)		
PC0 PC1 PC2 PC3	4	Input/output	Input/output common port Co to 3.  The functions are the same as for the PAo to 3. (Note)  Output ("H" or "L") during reset may be specified by option.  (Note) No standby control function is provided.	<ul> <li>(1) Open drain type output</li> <li>(2) With pull-up resistance</li> <li>(3) Output during reset: "H"</li> <li>(4) Output during reset: "L"</li> <li>(1), (2): Specified bit by bit.</li> <li>(3), (4): Specified in a group of 4 bits.</li> </ul>	<ul><li>"H" output</li><li>"L" output (Option- selectable)</li></ul>
PD <sub>0</sub> PD <sub>1</sub> PD <sub>2</sub> PD <sub>3</sub>	4	Input/output	• Input/output common port D <sub>0</sub> to  The functions, options are the same as for the PC <sub>0</sub> to 3.	Same as for the PC <sub>0</sub> to 3.	Same as for the PC <sub>0</sub> to 3.
PEO PE1 PE2 PE3	4	Imput/output	<ul> <li>Input/output common port E0 to 3</li> <li>4-bit input (IP instruction)</li> <li>4-bit output (OP instruction)</li> <li>Single-bit decision (BP, BNP instructions)</li> <li>Single-bit set/reset (SPB, RPB instructions)</li> <li>PE0: With burst pulse (64Tcyc) output function</li> </ul>	(1) Open drain type output (2) With pull-up resistance (1), (2): Specified bit by bit.	• "H" output (Output Nch transistor OFF)

Continued on next page.

## Continued from preceding page.

Pin Name	Pins	1/0	Functions	Options	During Reset
PF <sub>0</sub> /SI PF <sub>1</sub> /SO PF <sub>2</sub> /SCK PF <sub>3</sub> /INT	4	Input/output	<ul> <li>Input/output port F0 to 3         The functions, options are the same as for the PE0 to 3. However, no burst pulse output function is provided.     <li>PF0 to 3: Also used for serial interface, INT input. Programselectable.</li> <li>4 bits/8 bits of serial input/output: Program-selectable</li> <li>Serial input port</li> <li>SO: Serial output port</li> <li>SCK: Serial clock input/output</li> </li></ul>	Same as for the PE0.to/3.	Same as for the PEO to 3. Serial port: Disable Interrupt source: INT
PG <sub>0</sub> PG <sub>1</sub> PG <sub>2</sub> PG <sub>3</sub>	4	Input/output	• Input/output common port Go to 3 The functions, options are the same as for the PEO to 3. However, no burst pulse output function is provided.	Same as for the PEQ to 3.	Same as for the PE <sub>0</sub> to 3.
Plo Pl1 Pl2 Pl3	4	Input/output	• Input/output common port In to 3 The functions, options are the same as for the PGn to 3.	Same as for the PG0 to 3.	Same as for the PG0 to 3.
PJ <sub>0</sub> PJ <sub>1</sub> PJ <sub>2</sub> PJ <sub>3</sub>	4	Input/output	Input/output common port Jo.to.  The functions, options are the same as for the PGO to 3.	Same as for the PGŋ to 3.	Same as for the PG0 to 3.
RES	1	Input	System reset input For power-up reset, C is connected externally. For reset start, L' level is applied for 4 clock cycles or more.		
TEST	1	Input	LSI test pm     Normally connected to VSS		

## System Block Diagram



RAM: Data memory Pata memory
Flag
Working register
Accumulator
Arithmetic and logic unit F: WR: AC: ALU: Data pointer DP: E register Control register E: CTL: Oscillator OSC: Timer Status register TM.


STS:

ROM: Program memory PC: Program counter /NT: Interrupt control IR: Instruction register I.DEC: Instruction decoder CF, CSF: Carry flag, carry save flag ZF, ZSF: Zero flag, zero save flag EXTF: External interrupt request flag Internal interrupt request flag TMF:

#### **Oscillator Circuit Option**

Option Name	Circuit	Conditions, etc.
1, External Clock		Input: Schmitt type
2. 2-pin RC OSC	Cext 05C1	• Input: Schmitt type
3. Ceramic Resonator OSC	C1 OSC1 Ceramic resonator OSC 2 C2 R	

#### Predivider Option



## Options of Ports C, D Output Level during Reset

For input/output common ports C, D, either of the following two output levels may be selected in a group of 4 bits during reset by option.

Option Name	Conditions, etc.
1. Output during reset: "H" level	All of 4 bits of ports C, D
2. Output during reset: "L" level	All of 4 bits of ports C, D

#### **Options of Port Output Configuration**

For each input/output-common port, either of the following two output configurations may be selected by option (bitwise).

Option Name	Circuit	Conditions, etc.
Open drain type output		
2. Output with pull-up resistance		A de la companya de l

#### **Development Support**


The following are available to support the LC6520, LC6522 program development.

- (1) User's Manual
  - "LC6554 Series User's Manual" No. E21B. (Issued in December, 1987)
- (2) Development Tool Manual
  - For the EVA-410 system, refer to the description of Development Support Tools in "LC6554 Series User's Manual". For the EVA-800 system, refer to "EVA-800-LC6554 Series Development Tool Manual".
- (3) Development Tools
  - 1) For program development (EVA-410 system)
    - i. MS-DOS host computer system (Note 1)
    - ii, MS-DOS base cross assembler (LC65S,EXE)
    - iii. Evaluation kit (EVA-410C or EVA-420)
    - iv. Evaluation kit target board (EVA-TB6520/22/54/43/46), evaluation chip (LC6595)
  - 2) For program evaluation
    - i. Piggyback (LC65PG20/22), with socket for conversion of number of piggyback pins


Note. For notes on program evaluation, do not fail to refer to "5-31. Notes on when evaluating programs for the LC6520/22" in "LC6554 Series User's Manual".


### Appearance of Application Development Tools

EVA-410 System



#### Piggyback






- 3) For program development (EVA-800 system)
  - i. IBM PC/XT, IBM PC-AT (Note 1) compatible Sanyo MS-DOS machine
  - ii. Cross assembler .....MS-DOS base cross assembler: (LC65S.EXE)
  - iii. Host control program: (EVA800.EXE)
  - iv. Evaluation chip: LC6595
  - v. Emulator : EVA-800 or EVA-850 control board and evaluation chip board (Note 2)

#### **Appearance of Development Support System**

### EVA-800 System



(Note 1) JBM PC/XT, IBM PC-AT: Products of IBM Corporation
MS-DOS: Trademark of Microsoft Corporation

(Note 2) The EVA-800 is a general term for emulator. A suffix (A, B ...) is added at the end of EVA-800 as the EVA-800 is improved to be a newer version. Do not use the EVA-800 with no suffix added.

## Main Specifications of the LC6520C, 6522C

Absolute Maximum Ratings/Ta	= 25°C Vec	s = NV		unit	•
Maximum Supply Voltage	V <sub>DD</sub> max		-0.3 to +7.0		
Output Voltage	V <sub>O</sub> D max	OSC2 Allowable up to volta	.27	V V	
				The second second	
Input Voltage	V <sub>1</sub> (1)		to VDD+0.3	A STATE OF THE STA	
	V <sub>1</sub> (2)		to VDD+0.3	Walter Trans	
	V <sub>1</sub> (3)	PB <sub>0</sub> to 3	-0.3 to +15	V N	Maria.
Input/Output Voltage	V <sub>IO</sub> (1)	Port of OD type	-0.3 to +15	**** V >	j
	V <sub>10</sub> (2)		to VDD+0.3	- <b>%V</b> / /	7
Peak Output Current	IOP	Input/output port	_2 to +20		
Average Output Current	IOA	Input/output port:	-2 to +20		
		Per pin over the period of 100 misec.	100		
	$\Sigma I_{OA}$ (1)		-30 to +140	mÅ	
	O/CC	PDo to 3 and PEo to 3 (Note 2)		11	
	$\Sigma I_{OA}$ (2)	Total current of PFO to 3, PGO to 3,	-30 to +140	√/mA	
	- · ÒA (-)	Plo to 3 and Plo to 3, (Note 2)		<i>? /</i> ·····	
Allowable Power Dissipation	Pamay (1)	DIP package, $T_a = -30 \text{ to } +70 ^{\circ}\text{C}$	600	mW	
Anowable I owel Dissipation	Pimay (2)	OIP package, T = 30 to +70 C	400	mW	
O		QIP package, $T_a = -39$ to +70 C	_30 to ≠70	°C	
Operating Temperature	Topr	1 / / 10 / No. 10 / 10 / 10 / 10 / 10 / 10 / 10 / 10		°C	
Storage Temperature	$T_{stg}$		-55 to +125	C	
			.// .		
		o +70°C, V <sub>SS</sub> = 0V, V <sub>DD</sub> = 3.0 to 5.5\		typ max	unit
Operating Supply Voltage	$V_{DD}$	V <sub>D</sub> D // <b>**</b> /	<b>)</b> 3.0	5,5	V
Standby Supply Voltage	$V_{st}$	VDD: RAM, resister hold (Note 3)	1.8	5.5	V
"H"-Level Input Voltage	ViH (1)	Port of OD type, PBo to 3	0.7V <sub>DD</sub>	+13.5	V
		Output Nch Tr OFF			
	V <sub>IH</sub> (2)	Port of PU type: Output Nch Tr OFF	0.7V <sub>DD</sub>	$V_{DD}$	V
	V <sub>IH</sub> (3)	SCK, SI, INT of OD type:	0.8V <sub>DD</sub>	+13.5	V
	- 1/1 (-/	Output Neh Tr OFF	**** <b>D</b> D		
	VIH (4) 📝	SCK, SI, INT of PU type:	0.8V <sub>DD</sub>	$V_{DD}$	V
	-100	Output Neh Tr OFF	5.5 · DD	- 00	-
	V <sub>IH</sub> (5)	RES	0.8V <sub>DD</sub>	$V_{DD}$	٧
		OSC1: External clock mode	0.8V <sub>DD</sub>	VDD	v
	VIH (6)	OSGIA EXTERNAL CIOCK MODE	0.0 V DD	<b>*</b> DU	٧
				*···	!4
MINION LINE AND	///	1000 V /4. FEV	min V	typ max	unit
"L"-Level Input Voltage	V <sub>IL</sub> (1)	PORT: V <sub>DD</sub> = 4 to 5.5V,	$V_{SS}$	0.3V <sub>DD</sub>	٧
Addit Agent	<u> 42</u> 7895	Output Nch Tr OFF			
	V <sub>IL</sub> (2)	PORT: Output Nch Tr OFF	Vss	0.25V <sub>DD</sub>	V
	V <sub>1</sub> L (3)	ÎNT, SCK, SI: V <sub>DD</sub> = 4 to 5.5V	$v_{SS}$	0.25V <sub>DD</sub>	V
gget of the state		Output Nch Tr OFF			
	V <sub>1</sub> L (4)	INT, SCK, SI: Output Nch Tr OFF	$v_{SS}$	0.2V <sub>DD</sub>	V
<i>f / - 3</i> (	VIL (5)	QЩ1: V <sub>DD</sub> = 4 to 5.5V,	$v_{SS}$	0.25V <sub>DD</sub>	V
		External clock mode			
	Vri (6) /	External clock mode OSC1: External clock mode TEST: V <sub>DD</sub> = 4 to 5.5V	$v_{SS}$	0.2V <sub>DD</sub>	V
// *	<b>∛Vii (7)</b> / /	TEST: Vnn = 4 to 5.5V	VSS	0.3V <sub>DD</sub>	V
II mare di mar	VIL (8)	TEST	VSS	0.25V <sub>DD</sub>	V
	V <sub>1</sub> L (9)	RES: V <sub>DD</sub> = 4 to 5.5V	VSS	0.25V <sub>DD</sub>	V
	V/L (10)	RES	VSS	0.2V <sub>DD</sub>	v
Operating Frequency	20 N			See Table 2.	•
(Cycle Time)	<sup>∱</sup> op (T\	(V <sub>DD</sub> = 4.0 to 5.5V)	(2.77)	(20)	(µs)
Coxcie Linger	(T <sub>cyc</sub> )	(VDD = 4.0 to 3.5V)	(6.0)		
	•		(0.0)	(20)	(μs)

Continued	trom	preceding	page.
-----------	------	-----------	-------

Continued from proceeding page					
External Clock Conditions (Wh	en the extern	al clock or 2-pin RC OSC option is selected)	min typ	max	unit
Frequency	f <sub>ext</sub>	OSC1: Fig. 1	See Table		
•		OSC1: V <sub>DD</sub> = 4 to 5.5V, Fig. 1	90		ne
Pulse Width	textH,				ns
<b></b>	LtextL	OSC1: Fig. 1	180		ns
Rise/Fall Time	(textR,	OSC1: V <sub>DD</sub> = 4 to 5.5V, Fig. 1	A Property of	30	ns
	LtextF	OSC1: Fig. 1		100	ns
			11 4	Carry Constitution	
		,	1 1 - 1 Z	Sale Sales	Marine Commence
Oscillation Guaranteed Cons	stants		000 500	100	
2-Pin RC Oscillation	C <sub>ext</sub>	OSC1, OSC2: $V_{DD} = 4 \text{ to } 5.5 \text{V}$ , Fig. 2	220±5%	ì .6	pr
	Rext	OSC1, OSC2: $V_{DD} = 4 \text{ to } 5.5 \text{V}$ , Fig. 2	6.8±1%	, Radian	ୢୡΩ
	Cext	OSC1, OSC2: Fig. 2	270± <b>5</b> %		PΕ
	Rext	OSC1, OSC2: Fig. 2	15±1%	11	$k\Omega$
0		Fig. 3	See Table	ÄF	
Ceramic Resonator Oscillati	on	Fig. 5			
	204-17004	2 V 0V V 2 0 4- E E	<u> </u>	*	
		C, V <sub>SS</sub> = 0V, V <sub>DD</sub> = 3.0 to 5.5V	min typ	max	unit
"H"-Level Input Current	IIH (1)	Port of open drain type, PBo to 3:	<b>%</b> //	+5.0	μΑ
		Output Nch Tr OFF, Including OFF			
		leakage current of Nch Tr,			
		V <sub>IN</sub> = +13.5V	A ST		
	I <sub>IH</sub> (2)	OSC1: External clock mode, VIN = VDD	get get a	+1.0	μΑ
III II t aval langut Cremant	I <sub>1</sub> L (1)	Port of open drain type, PBn to 3	4 6		μΑ
"L"-Level Input Current	11 F (1)	Fort of open drain type, roll to 3	770		MC
		Output Nch Tr OFF, VIN = VSS	A		
	l≀∟ (2)	Port with pull-up resistance:	<sup>2</sup> 1.3 −0.35		mΑ
		Output Nch Tr OFF, VIN VSS			
	Iլ <u>լ (</u> 3)	RES: VIN VSS	<b>-45 -10</b>		μΑ
	IIL (4)		<b>–1.0</b>		μΑ
	12.	VIN TVSS			•
"H"-Level Output Voltage	Vo <sub>H</sub> (1)	Port with pull-up resistance: VDD	_12		V
H -Level Output voltage	VOH (1)		-1,2		•
		$V_{DD} = 4 \text{ to 5.5V}, I_{OH} = -50 \mu\text{A}$	0.5		.,
	V <sub>OH</sub> (2)	Port with pull-up resistance: VDD	-0.5		V
	September 1	IoH = -10 µA //			
"L"-Level Output Voltage	VOL (1)€	Port: V <sub>DD</sub> = 4 to 5.5V, loL = 10 mA		1.5	V
	VOL (2)/	Port; IOL = 1 mA, When IOL of		0.5	V
		each port is 1 mA or less.			
Hysteresis Voltage	Viel de	RES, INT, SCK, SI,	0.1V <sub>DD</sub>		V
Try steresis v Ortage	VHys	OSC1 of Schmitt type (Note 6)	טטיייי		•
		1030 km 3cm net type (Note of			
	77 86	A COLUMN TO OFF DOM	V		
Current Dissipation	//.	Operation mode, Output Nch Tr OFF, Port		_	
2-Pin RC Oscillation	/ IDDOP (1)	V <sub>DD</sub> : V <sub>DD</sub> = 4 to 5.5V, Fig. 2	2	5	mΑ
	And the second	f <sub>osc</sub> = 7,50 kHz typ			
ggette ggette	IDDOP (2)	V <sub>DD</sub> ; Fig. 2 f <sub>osc</sub> = 350 kHz typ	1.5	4.5	mΑ
Ceramic Resonator	Innop (3)	VDp: Fig. 3 VDD = 4 to 5.5V, 4MHz,	5	10	mΑ
Oscillation		1/3 predivider			
11	Innon (4)	$V_{DD}$ : Fig. 3 $V_{DD}$ = 4 to 5.5V, 4MHz,	5	10	mΑ
The state of the s	ידו לטעטיי	1/4 predivider	ū		,
// %	- A A		1 6	4	A
The state of the s	IDDOP (9)	V <sub>DD</sub> : Fig. 3 400kHz	1.5	4	mΑ
	DDOP (6)	$V_{DD}$ : $V_{DD} = 4$ to 5.5V, Fig. 3 800kHz	2	5	mΑ
External Clock	I <sub>DD</sub> OP (7)	V <sub>DD</sub> : 200 kHz to 667 kHz,	2	5	mΑ
	AND AND SERVICE	1/1 predivider			
	part specific	600 kHz to 2000 kHz, 1/3 predivider			
	See the See of the	800 kHz to 2667 kHz, 1/4 predivider			
	الألم مم الأل	V <sub>DD</sub> : V <sub>DD</sub> = 4 to 5.5V,	3	10	mΑ
	אטטטי 🧷 ייי	200 kHz to 1444 kHz, 1/1 predivider	•		
The state of the s	y.				
		600 kHz to 4330 kHz, 1/3 predivider			
		800 kHz to 4330 kHz, 1/4 predivider	<b>.</b>		
Standby Mode	1 <sub>DDSt</sub>	V <sub>DD</sub> : V <sub>DD</sub> = 5.5V Output Nch Tr OFF,	0.05	10	μΑ
The state of the s		$V_{DD}$ : $V_{DD} = 3V$ $V_{DD}$	0.025	5	μΑ

Continued from preceding page. Oscillation Characteristics Ceramic Resonator Oscillatio	n	,	min	typ	max	unit
Oscillation Frequency	fcFosc	OSC1, OSC2: Fig. 3 f <sub>O</sub> = 400 kHz	392	400	408	kHz
	(Note 4)	OSC1, OSC2: $V_{DD} = 4 \text{ to } 5.5V$ ,	784	800	816	kHz
		Fig. 3 f <sub>0</sub> = 800 kHz	0040	*0000	2020	1.11-
		OSC1, OSC2: V <sub>DD</sub> = 4 to 5.5V,	2940	3000	3060	kHz
		Fig. 3 f <sub>o</sub> = 3 MHz, 1/3 predivider, 1/4 predivider	11		AND DESCRIPTION OF THE PERSON	
		OSC1, OSC2: V <sub>DD</sub> = 4 to 5.5V,	3920	4000	4080	kHz
		Fig. 3 f <sub>O</sub> = 4 MHz, 1/3 predivider,			200	7
		1/4 predivider	1 430	r W	And the	a contract of
Oscillation Stabilizing	<sup>t</sup> CFS	Fig. 4 $f_0 = 400 \text{ kHz}$		4	10	ms
Period		V <sub>DD</sub> = 4 to 5.5V, Fig. 4		a di	/ 10	ms
2 Din BC Carillation		f <sub>o</sub> = 4 MHz, 3 MHz, 800 kHz	400		F	
2-Pin RC Oscillation Oscillation Frequency	fwoco (1)	OSC1, OSC2: V <sub>DD</sub> = 4 to 5.5V, Fig. 2	515	750	1156	kHz
Oscillation Frequency	INOSC 117	$C_{\text{ext}} = 220 \text{ pF} \pm 5\%, R_{\text{ext}} = 6.8 \text{ k}\Omega \pm 1\%$		///	1100	KIIL
	fMOSC (2)	OSC1 OSC2: Fig. 2	222	350	609	kHz
	111000	$C_{\text{ext}} = 270 \text{ pF} \pm 5\%, R_{\text{ext}} = 15 \text{ k}\Omega \pm 1\%$		S. Barrell		
Pull-up Resistance			and the second	ŧ.		
I/O Port Pull-up Resistance	$R_{pp}$	Port of PU type: $V_{DD} = 5V$	and the second	14		k $\Omega$
External Reset Characteristics	• •		11			
"H"-Level Threshold	$V_{tH}$		5V <sub>DD</sub>		V <sub>DD</sub>	V
"L"-Level Threshold	V <sub>t</sub> L	// <i>/</i> / // //	.2∨ <sub>DD</sub>		V <sub>DD</sub>	V
Reset Time	T <sub>RST</sub> CP	f = 1 MHz Other than pins to be	r	See Fig. ! 10	ο.	рF
Pin Capacitance	Cr	tested, V <sub>IN</sub> = V <sub>SS</sub>		10		ÞΓ
Serial Clock		100.000				
Input Clock Cycle Time	tCKCY (1)	SCK: V <sub>DD</sub> = 4 to 5.5V, Fig. 6	3.0			μs
		SCK	12.0			μs
Output Clock Cycle Time	tckcy (2)	SCK (TCYC = 4 x System clock	64	х Тсүс		μs
<b>4</b> 1 <b>6</b> 1 . 1		period), Fig. 6	4.0			
Input Clock	tCKF (1)	SCK: V <sub>DD</sub> = 4 to 5.5V, Fig. 6	1.0 4.0			μs
("L"-Level Pulse Width Output Clock	tCK (2)	SCK Fig. 6		× TCYC		μs μs
"L"-Level Pulse Width	1CK (, 12)		J2 .	^ '		μ.υ
(Input Clock	toku (1)	SCK: V <sub>DD</sub> = 4 to 5.5V, Fig. 6	1,0			μs
L"H"-Level Pulse Width	7 40	SCK //	4.0			μs
Output Clock	tCKH (2)	SCK: Fig. 6	32	x <sup>T</sup> CYC		μs
L"H"-Level Pulse Width						
Serial Input		SI: Specified for 1 of SCK, Fig. 6	0.5			
Data Setup Time  Data Hold Time	tick.	SI. Specified for 1 of SCK, Fig. 6	0.5			μs μs
Serial Output	tck1	A A	0,0			μ.,
Output Delay Time	tcko	SO: V <sub>DD</sub> = 4 to 5.5V,			0.5	μs
		Specified for ↓ of SCK,				
	\$ 17	Nch OD only: External 1 kohm,				
	A d	external 50 pF, Fig. 6			2.0	
Pulse Qutput	11	SO			2.0	μs
Period	₫pr∨	PEO: TCYC = 4 x System clock period,	64	× TCYC		μs
	are and a second	Nch OD only: External 1 kohm,		-010		•
	A.	external 50 pF, Fig. 7				
"H"-Level Pulse Width	tpH	PEO:		CYC±10%		μs
"L"-Level Pulse Width	tpL	PEO:		CYC∓10%	)	μs
Note 1: When oscillated internally	under the osci	llating conditions in Fig. 3, up to the oscillation	amplitude g	enerated		
is allowable.  Note 2: Average over the period of Note 3: Operating supply voltage \( \)		held until the standby mode is entered after t	he executio	on of the		
HALT instruction.	must be free fi	om chattering during the HALT instruction exec	ution avala			
Note 4: fCFOSC represents an osc	illatable freque	om chattering during the HALT instruction execution.  There is a tolerance of approximately 1% opininal value presented by the ceramic resonator.	between ti	he center		
refer to the specification fo	r the ceramic r	esonator,		•		
Note 5: When mounting the QIP ver Note 6: The OSC1 becomes the Sch		erd, do not dip it in solder. In the OSC option is the 2-pin RC OSC or externa	al clock OSC	2.		




Fig. 1 External Clock Input Waveform




Fig. 2 2-Pin BC Oscillation Circuit




Fig. 3 Ceramic Resonator Oscillation Circuit




Fig. 4 Oscillation Stabilizing Period




Fig. 5 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at  $C_{RES} = 0.1 \,\mu\text{F}$ . If the rise time of the power supply is long, the value of  $C_{RES}$  must be increased so that the reset time becomes 10 ms or greater.

4MHz (Murata)	C 1	33pf±10%
CSA4.00MG	۲2	33pf±10%
	R	0Ω
4MHz (Kyocera)	<b>c</b> 1	33pF±10%
KBR4.0MS	c2	33pf±10%
ļ	R	0Ω
3MHz (Murata)	¢ 1	33pf±10%
CSA3,00MG	0.2	33pf±10%
	R	0Ω
3MHz (Kyocera)	¢ 1	47pF±10%
KBR3.0MS	02	4?pf±10%
	R	ΟΩ

	_	
800kHz (Murata)	с 1	220pf±10%
CSB800D	c2	220pf±10%
CSB800K	Ŕ	ďΏ
800kHz (Kyocera)	C 1	150pF±10%
KBR800H	C2	150pf±10%
	R 🤌	οΩ
400kHz (Murata)	Ç,¶_	470pf±10%
CSB400P	c 2	470pF±10%
j	Ŕ	<b>0Ω</b>
400kHz (Kyocera)	C 1	330pF±10%
KBR400B	c.2_	330pf±10%/
1/	R 🦠	0Ω (

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation





Fig. 6 Serial Input/Output Timing



The load conditions are the same as in Fig. 6.

Fig. 7 Pulse Output Timing at Port PE0

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	V <sub>DD</sub>	Remarks
Ceramic Resonator Option	400 kHz	1/1 (10 μs)	3 to 5.5V	Unusable with 1/3,
Option .	800 kHz	1/1 (5 μs) 1/3 (15 μs) 1/4 (20 μs)	4 to 5.5V 4 to 5.5V 4 to 5.5V	A D
	3 MHz	1/3 (4 μs) 1/4 (5.33 μs)	4 to 5.5√ 4 to 5.5∨	Unusable with 1/1/ predivider
,	4 MHz	1/3 (3 μs) 1/4 (4 μs)	4 to 5.5V 4 to 5.5V	Unusable with 1/1 predivider
External Clock Option or External Clock Drive by RC OSC Option	200 to 667 kHz 600 to 2000 kHz 800 to 2667 kHz 200 to 1444 kHz 600 to 4330 kHz 800 to 4330 kHz	1/1 (20 to 6 \mus) 1/3 (20 to 6 \mus) 1/4 (20 to 6 \mus) 1/4 (20 to 6 \mus) 1/1 (20 to 2.77 \mus) 1/3 (20 to 2.77 \mus) 1/4 (20 to 3.70 \mus)	3 to 5.5V 3 to 5.5V 3 to 5.5V 4 to 5.5V 4 to 5.5V 4 to 5.5V	A de
External Clock Drive by Ceramic resonator OSC Option		drive is impossible. When I clock option or RCOSC		al clock drive,
RC OSC Option	$V_{DD} = 3 \text{ to 5.5V}$ ). If used with other	ivider, recommended cons han recommended consta nge must be the same as fo	nts, the predivid	er option,

Table 2 Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown above.)

## RC Oscillation Characteristic of the LC6520C, 6522C

Fig. 8 shows the RC oscillation characteristic of the LC6520C, 6522C. For the variation range of RC OSC frequency of the LC6520C, 6522C, the following are guaranteed at the external constants only shown below.

```
1) V_{DD} = 3.0V to 5.5V, T_a = -30^{\circ}C to +70^{\circ}C


External constants Cext = 270 \text{ pP}, Rext = 15 \text{ kohms}

222 \text{ kHz} \le f_{mosc} \le 609 \text{ kHz}
```

2)  $V_{DD} = 4.0V$  to 5.5V,  $T_a = -30^{\circ}$ C to  $+70^{\circ}$ C External constants Cext = 220 pF. Rext = 6.8 kohms  $515 \text{ kHz} \le f_{mosc} \le 1156 \text{ kHz}$ 

If any other constants than specified above are used, the range of Rext = 4 kohms to 23 kohms, Cext = 150 pF to 400 pF must be observed. (See Fig. 8.)

Note 8: The oscillation frequency at  $V_{DD} = 5.0V$ ,  $T_a = 25^{\circ}C$  must be in the range of 350 kHz to 750 kHz. Note 9: The oscillation frequency at  $V_{DD} = 4.0V$  to 5.5V,  $T_a = -30^{\circ}C$  to  $+70^{\circ}C$  and  $V_{DD} = 3.0V$  to 5.5V,  $T_a = -30^{\circ}C$  to  $+70^{\circ}C$  must be within the operation clock frequency range. (See Table 2.)



 $V_{DD} = 5V$  $T_a = 25^{\circ}C$ 

Fig. 8 RC Oscillation Frequency Data (Typ.)

# Main Specifications of the LC6520H, 6522H

Absolute Maximum Ratings/Ta	= 25°C. Vee	e = 0V	A 77	g unit	
Maximum Supply Voltage	V <sub>DD</sub> max		-0.3 to +7.0	V	
Output Voltage	Vo	OSC2 Allowable up to volt		V	
Input Voltage	V <sub>I</sub> (1)		to VDD+0.3	V	
**************************************	V <sub>1</sub> (2)	TEST, RES //	3 to √DD+0.3	V	
	V <sub>I</sub> (3)	PB <sub>0</sub> to 3	∠0.3 to +15	V	
Input/Output Voltage	V <sub>IO</sub> (1)	Port of OD type	≠0.3 to +15	V	
mpa o output	V <sub>10</sub> (2)	Port of PU type -0.3	to V <sub>DD</sub> +0.3	V	
Peak Output Current	IOP	Input/output port	-2 to +20	mΑ	
Average Output Current	10A	Input/output port: Per pin over / the period of 100 msec.	-2 to +20	mA	
	ΣIOA (1)	Total current of PAO to 3, PCO to 3, PDO to 3, and PEO to 3 (Note 2)	-30 to +140	mA	
	ΣΙΟΑ (2)	Total current of PF0 to 3, PG0 to 3, and Plotto 3, PJ0 to 3 (Note 2)	-30 to +140	mA	
Allowable Power Dissipation	Pa max (1)	DIP package, $T_a = -30 \text{ to } +70^{\circ}\text{C}$	600	mW	
/ (IIOWabia / over _ iii)	Parmax (2)	QIP package, $T_a \neq -30 \text{ to } +70^{\circ}\text{C}$	400	mW	
Operating Frequency	Topg &		-30 to +70	°C	
Storage Temperature	Tsta		-55 to +125	°C	
//					
Allowable Operating Conditions	/T <sub>a</sub> = -30 t	e +70°C, V <sub>SS</sub> = 0V, V <sub>DD</sub> = 4.5 to 5.5	V min	typ max	unit
Operating Supply Voltage	V <sub>DD</sub>	V <sub>DD</sub>	4,5	5.5	V
Standby Supply Voltage	Vst	VDD:/RAM, resister hold (Note 3)	1.8	5.5	V
"H"-Level Input Voltage	Vin (1)	Port of OD type, PB0 to 3:	0.7V <sub>DD</sub>	+13.5	V
//		Output Nch Tr OFF			
	V <sub>IH</sub> (2)	Port of PU type: Output Nch Tr OFF	0.7V <sub>DD</sub>	$V_{DD}$	V
	MIH (3)	🌠 🤁 K, SI, INT: Output Nch Tr OFF	$_{ m DD}$	+13.5	V
// 🗓 🔻	VIH (4),/∫	SCK, SI, INT: Output Nch Tr OFF	$0.8V_{ m DD}$	$V_{DD}$	V
II mana di manada	V <sub>IH</sub> (5)	RES	$_{ m GQ}$ V8.0	$V_{DD}$	V
	V <sub>1H</sub> /(6)	OSC1: External clock mode	0.8V <sub>DD</sub>	$V_{DD}$	V
"L"-Level Input Voltage	V <sub>J</sub> (_{1})	Port: Output Nch Tr OFF	$v_{SS}$	0.3∨ <sub>DD</sub>	V
	У <sub>І</sub> Г (2)	INT, SCK, SI: Output Nch Tr OFF	VSS	0.25V <sub>DD</sub>	V
	√√L (3)	OSC1: External clock mode	VSS	0.25V <sub>DD</sub>	V
	√V <sub>IL</sub> (4)	TEST	Vss	0.3V <sub>DD</sub>	V
	V <sub>IL</sub> (5)	RES	VSS	0.25V <sub>DD</sub>	٧
Operating Frequency	fop			able 2.	
(Cycle Time)	(T <sub>cyc</sub> )		(0.92)	(20)	(µs)
External Clock Conditions (Whe	n the exterr	nal clock option is selected)			
Frequency	f <sub>ext</sub>	OSC1: Fig. 1	See T	able 2.	
	(textH,	OSC1: Fig. 1	90		ns
- 4.30	textL	<b>5</b> .			
Rise/Fall Time	textR,	OSC1: Fig. 1		30	ns
	textF	-			
Oscillation Guaranteed Constant					
Ceramic Resonator Oscillation	n	Fig. 2	See T	able 1.	

Floatuical Characteristics/T	20.45 47000	C, V <sub>SS</sub> = 0V, V <sub>DD</sub> = 4.5 to 5.5V	min	*	may	mia
"H"-Level Input Current	-30 to +70 ( -1 <sub>1H</sub> (1)	Port of open drain type,	min	typ	max +5.0	unit μA
H -Level Input Current	чн со	PBO to 3: Output Nch Tr OFF,			15,0	μΛ
		Including Nch Tr OFF leakage current,				
		V <sub>IN</sub> = 13.5V				
	I <sub>IH</sub> (2)	OSC1: External clock mode, VIN = VD	n A	All the state of t	+1.0	μΑ
"L"-Level Input Current	IIL (1)	Port of open drain type, PB <sub>0</sub> to 3:	_1/n/	i	Market Market Comment of the Comment	μΑ
E Level impat our ent	11 - 117	Output Nch Tr OFF, VIN = VSS		A Silver	Control of the State of the Sta	, ,,,,
	I <sub>IL</sub> (2)	Port with pull-up resistance:	√-41.3	-0.35	Salah	mA
	,(L \-,	Output Nch Tr OFF, VIN = VSS	11		. 7	· /
	I <sub>I</sub> L (3)	RES: VIN = VSS	_45 <sup>3</sup>	_10 <sup>®</sup>		<sup>®</sup> μA
	IIL (4)	OSC1: External clock mode,	-1.0			μΑ
	112 (1)	V <sub>IN</sub> = V <sub>SS</sub>		was di		•
"H"-Level Output Voltage	Vo <sub>H</sub> (1)	2 4	DD-1.2	**************************************	1 F	V
o a p	. 011	$I_{OH} = -50 \mu A$			J.	
	Vo <sub>H</sub> (2)	Port with pull-up resistance:	nn-0.5		r	V
	0,1	$I_{OH} = -10 \mu\text{A}$		garden and the		
"L"-Level Output Voltage	Vol (1)	Port: IOL = 10 mA			1.5	V
, ,	VOL (2)	Port: IOL = 1 mA, When IOL of each		of for	0.5	V
	<b>0</b> -	port is 1 mA or less.		gr <sup>af</sup> F		
Hysteresis Voltage	$V_{Hys}$	RES, INT, SCK, SI,	<i>//</i> 0	0.1V <sub>DD</sub>		V
	,-	OSC1 of Schmitt type (Note 6)	11			
Current Dissipation						
Ceramic Resonator	IDDOP (1)	V <sub>DD</sub> : Fig. 2, 4MHz, Operating mode,	£ 1	5	10	mΑ
Oscillation		Output Nch Tr OFF, Port # VDD /	Ant.			
External Clock	IDDOP (2)	V <sub>DD</sub> : 200 kHz to 4330 kHz,		5	10	mΑ
		Operating mode, Output Nch Tr OFF,				
		Port # V <sub>DD</sub>	_			
Standby Mode	DDST	VDD: VDD = 5.5W Qutput Nch Tr OF	₹ <b>,</b>	0.05	10	μΑ
		$V_{DD}: V_{DD} = 3V  \bigvee Port = V_{DD}$		0.025	5	μΑ
<b>.</b>	ۇ. ئەر					
Oscillation Characteristics	all profession and the second					
Ceramic Resonator Oscillation	The state of the s		0000	4000	4000	
Oscillation Frequency	fCFOSC	OSC1, OSC2; Fig. 2, f <sub>0</sub> = 4 MHz	3920	4000	4080	kHz
6 W 4 6 LW 5	(Note 4)	2023//			40	
Oscillation Stabilizing	tcfs	Fig. 3 fo = 4 MHz			10	ms
Period						
Pull-up Resistance		Part of BUILDIN V 5V		14		kΩ
I/O Port Pull-up Resistance	Hpp.	Port of PU type: V <sub>DD</sub> = 5V		14		kΩ
External Reset Characteristics "H"-Level Threshold	V v	. September 1980 and	0.51/00		191/55	V
"L"-Level Threshold	V <sub>t</sub> H		0.5V <sub>DD</sub> 0.25V <sub>DD</sub>		0.8V <sub>DD</sub> 0.5V <sub>DD</sub>	v
Reset Time	VtL Tac-			ee Fig. 4.	טט ייט.	٧
Pin Capacitance	TRST CP	f MHz, Other than pins to be	00	10		рF
i iii Capacitance	U A	tested, VIN = VSS		10		Ρı
Serial Clock		, tested, VIII V 55				
Input Clock Cycle Time	JCKCV/11	SCK: Fig. 5	3.0			μs
Output Clock Cycle Time	**************************************	SCK: (T <sub>CYC</sub> = 4 x System clock		X TCYC		μs
	-0KU1/121	period), Fig. 5	J,			<b></b>
Input Clock "L"-Level	tck (1)	SCK: Fig. 5	1.0			μs
Pulse Width	DIXE					,
Output Clock "L"-Level	*CKL (2)	SCK: Fig. 5	32	XTCYC		μs
Pulse Width	<i>(</i>	-				•

Continued from preceding pa	ge.		min	typ ma	ax unit
Input Clock "H"-Level Pulse Width	t <sub>CKH</sub> (1)	SCK: Fig. 5	1.0		μς
Output Clock "H"-Level Pulse Width	tCKH (2)	SCK: Fig. 5	32 x	<b>FEYC</b>	μς
Serial Input			11	And the second	
Data Setup Time	<sup>t</sup> ICK	SI: Specified for 1 of SCK, Fig. 5	<sub>2</sub> 0,5	All The Control	μs
Data Hold Time	†CKI	SI: Specified for ↑ of SCK, Fig. 5	<b>/</b> /0.5 /		μs
Serial Output			11 2		7/
Output Delay Time	<sup>t</sup> CKO	SO: Specified for ↓ of SCK, Nch OD only: External 1 kohm, external 50 pF, Fig. 5		0	,5 μς
Pulse Output			400	ouer 11	
Period	tPCY	PEO: TCYC = 4 x System clock period Nch OD only: External 1 kohm, external 50 pF, Fig. 6	, 64×	TCYC	μs
"H"-Level Pulse Width	tPH	PEO:	32	× Tcyc±10	)% μs
"L"-Level Pulse Width	tpi	PEO:		× TCYC∓10	

- Note 1: When oscillated internally under the oscillating conditions in Fig. 2, up to the oscillation amplitude generated is allowable.
- Note 2: Average over the period of 100 msec.
- Note 3: Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction. The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.
- Note 4: fCFOSC represents an oscillatable frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.
- Note 5: When mounting the QIP version on the board, do not dip it in solder.
- Note 6: The OSC1 becomes the Schmitt type when the OSC option is the external clock OSC.




Fig. 2 Ceramic Resonator Oscillation Circuit

Fig. 3 Oscillation Stabilizing Preiod

4MHz (Murata)	c 1	33pf ± 10%
CSA4,00MG	c 2	33pF±10%
	R	0Ω
4MHz (Kyocera)	c 1	33pf±10%
KBR4.0MS	c 2	33pf±10%
	R	οΩ

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation




Fig. 4 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at CRES = 0.1 µF. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10 ms or greater.





Fig. 5 Serial Input/Output Timing



The load conditions are the same as in Fig. 5.

Fig. 6 Pulse Output Timing at Port PEO

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	V <sub>DD</sub>	Remarks
Ceramic Resonator OSC Option	4 MHz	1/1 (1 μs)	4.5 to 5.5V	
External Clock Option	200 to 4330 kHz	1/1 (20 to 0.92 µs)	4.5 to 5.5V	
External Clock Drive by Ceramic Resonator OSC Option	The external clock specify the external	drive is impossible. When clock option.	using the external	clock drive,

Table 2 Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown above.)

#### **Notes for Standby Function Application**

The LC6520, LC6522 provide the standby function called HALT mode to minimize the current dissipation when the program is in the wait state.

The standby function is controlled by the HALT instruction, PA pin, RES pin, and serial transfer completion signal. A peripheral circuit and program must be so designed as to provide precise control of the standby function. In most applications where the standby function is performed, voltage regulation, instantaneous break of power, and external noise are not negligible. When designing an application circuit and program, whether or not to take some measures must be considered according to the extent to which these factors are allowed. This section mainly describes power failure backup for which the standby function is mostly used. A sample application circuit where the standby function is performed precisely is shown below and notes for circuit design and program design are also given below.

When using the standby function, the application circuit shown below must be used and the notes must be also fully observed.

If any other method than shown in this section is applied, it is necessary to fully check the environmental conditions such as power failure and the actual operation of an application equipment.

#### 1, HALT mode release conditions

### 1-1. Supplementary description of release by serial transfer completion signal

On completion of serial transfer, the HALT mode is released and the execution of the program starts with an instruction immediately following the HALT instruction. This function can be used to execute the program only when serial transfer occurs, placing the program in the wait state when no serial transfer occurs. This function is effective in reducing the current dissipation or clock noise.

#### - Notes -

- Release by the serial transfer completion signal is available only when the RC mode is used for system clock generation; and unavailable when the ceramic mode is used.
- On completion of serial transfer, the HALT mode is released unconditionally. In an application, such as
  capacitor backup application, where the current dissipation must be kept as low as possible during backup and
  serial transfer by external clock is also used the HALT mode is released when serial data is transferred externally during backup.

## 1-2. Summary of HALT release conditions

The HALT mode setting, release conditions are shown in Table 1.

Table 1 HALT mode setting, release conditions

HALT mode setting conditions	HALT mode release conditions
HALT instruction Provided that PA3, (PA3 to PA0 or PA3 is program selectable) is at high level.	<ol> <li>Reset (Low level is appled to RES.)</li> <li>Low level is applied to PA3, (PA3 to PA0 or PA3 is program-selectable.)</li> <li>Serial transfer completion.</li> </ol>

Note) HALT mode release conditions (2), (3) are available only when the RC mode is used for system clock generation, and unavailable when the ceramic mode is used.

## 2. Proper cares in using standby function

When using the standby function, an application circuit and program must be designed with the following in mind.

- (1) The supply voltage at the standby state must not be less than specified.
- (2) Input timing and conditions of each control signal (RES, port A, serial transfer) must be observed at the standby initiate/release state.
- (3) Release operation must not be overlapped at the time of execution of the HALT instruction.

A sample application where the standby function is used for power failure backup is shown below as a concrete method to observe these notes. A sample application circuit, its operation, and notes for program design are given below.

#### Sample application where the standby function is used for power failure backup

Power failure backup is an application where power failure of the main power source is detected and the HALT instruction is executed to cause the standby state to be entered. The current dissipation is minimized and a backup capacitor is used to retain the contents of the internal registers for a certain period of time. After power is restored, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC). Shown below are sample applications where the program selects or not between power ON reset and reset after power is restored, notes, measures for instantaneous break of AC power, and notes for serial transfer.

## 2-1. Sample application 1 where the standby function is used for power failure backup

Shown below is a sample application where the program does not select between power-ON reset and reset after power is restored.

#### 2-1-1. Sample application circuit - (1)

Fig. 2-1 shows a sample application where the standby function is used for power failure backup.




Fig. 2-1. Sample application - (1) where the standby function is used for power failure backup

#### 2-1-2. Operating waveform in sample application circuit — (1)

The operating waveform in the sample application circuit in Fig. 2-1 is shown in Fig. 2-2. The mode is roughly divided as follows: a, Power ON reset, b, Instantaneous break of main power, C, Return from power failure backup.




Fig. 2-2. Operating waveforms - (1) in sample application circuit

### 2-1-3. Operation of sample application circuit — (1)

(a) At the time of power-ON reset

After power rises, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC).

- Note -

This sample application circuit provides an indeterminate region where no reset occurs before the operating VDD range is entered.

- (b) At the time of instantaneous break
  - (i) When the PXX input voltage does not meet VIL (The PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:

    A reset occurs in the normal mode, providing the same operation as power ON reset.
  - (ii) When both of the PXX input voltage and RES input voltage do not meet VIII The program continues running in the normal mode.
  - (iii) When both of the PXX input voltage and RES input voltage meet VIL When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.

When two pollings regard the PXX input voltage as "L" level, the HALT mode is entered and after power is restored a reset occurs, releasing the standby mode.

(c) At the time of return from power failure backup

After power is restored, a reset occurs, releasing the standby mode

#### 2-1-4. Notes for design of sample application circuit $-(1)^{\circ}$

V+rise time and C2

Make the time constant (C2, R) of the reset circuit 10 times as long as the V+rise time. (R: ON-chip resistor, 500 kohm typ.)

Make the V+rise time shorter (up to 20 ms).

R<sub>1</sub> and C<sub>1</sub>

Make the R<sub>1</sub> value as small as possible. Make the C<sub>1</sub> value as large as possible according to the backup time calculated, (Fix the R<sub>1</sub> value so that the C<sub>1</sub> charging current does not exceed the power source capacity.)

R2 and R3

Make the "H"-level input voltage applied to the PXX pin equal to VDD.

R<sub>4</sub>

Fix the time constant of  $C_2$  and  $C_4$  so that  $C_2$  can discharge during the period of time from when V+ gets lower than V+TROM (TB OFF) at the time of instantaneous break until the  $P_{XX}$  input voltage gets lower than  $V_{IL}$  (because release by reset is not available after the HALT mode is entered by instantaneous break).

R5 and R6

Make V+ (VBE  $\rightleftharpoons$  0.6V is obtained by R5 and R6) when the reset circuit works (Tr ON) more than (operating VDD min + VF of diode D1). Observing this note, make V+ as low as possible to provide a reset early enough after power-ON.

Backup time<sup>®</sup>

The normal operation continues with a relatively high current dissipation from when power failure is detected by the PXX until the HALT instruction is executed. Fix the C<sub>1</sub> value so that the standby supply voltage is held during backup time of set + above-mentioned time.

## 2-1-5. Notes for software design

(Example)

- Design the program so that port A<sub>0</sub> to A<sub>2</sub> cannot be used for standby release and port A<sub>3</sub> is brought to "H" level at the standby mode.
- Input a standby request to a normal input port other than the PA3 and check by polling this input port twice.

BP1 AAA ; 1st polling
RCTL 3 ; Interrupt inhibit
BP1 AAA ; 2nd polling
HALT ; Standby

AAA: ;

- 2-2. Sample application 2 where the standby function is used for power failure backup
  Shown below is a sample application where the program selects between power-ON reset and reset after power is restored.
- 2-2-1. Sample application circuit (2) (No instantaneous break in power source)

  Fig. 2-3 shows a sample application where the standby function is used for power failure backup.





Fig. 2-3 Sample application — (2) where the standby function is used for power failure backup

## 2-2-2. Operating waveform in sample application circuit - (2)

The operating waveform in the sample application circuit in Fig. 2-3 is shown in Fig. 2-4. The mode is roughtly divided as follows: a, Power-ON reset, b. Return from power failure backup.



V+TRON: V+ value when TR1 is turned ON/OFF.

Fig. 2-4. Operating waveform - (2) in sample application circuit

#### 2-2-3. Operation of sample application circuit - (2)

(a) At the time of power-ON reset

The operation and notes are the same as for sample application circuit — (1), except that after reset release  $P_{XX} = "L"$  is program-detected to decide program start after initial reset.

(b) Standby initiation

When one polling regards the PXX input voltage as "L" level, the HALT mode is entered

(c) At the time of return from power failure backup
After power is restored, a reset occurs, releasing the standby mode. After standby release PXX = "H" i
program-detected, deciding program start after power is restored.

#### - Note -

If power is restored after VDD during power failure backup gets lower than Vin on the PXX, PXX = "L" may be program-detected, deciding program start after initial reset.

## 2-2-4. Notes for design of sample application circuit — (2)

R2 and R3

Fix the R2 value so that R2 >> R1 is yielded and fix the R3 value so that IB of TR2 is limited.

R<sub>4</sub>

There is no severe restriction on the R4 value, but fix it so that C2 can discharge quickly. Other notes are the same as for sample application circuit — (1).

#### 2-2-5. Notes for software design

- Design the program so that port A<sub>0</sub> to A<sub>2</sub> cannot be used for standby release and port A<sub>3</sub> is brought to "H" level.
- Input a standby request to a normal input port other than the PA3 and check by polling this input port once.



## 2-3. Sample application 3 where the standby function is used for power failure backup

#### 2-3-1. Sample application circuit — (3) (There is an instantaneous break in power source.)

Fig. 2-5, shows a sample application where the standby function is used for power failure backup.




Fig. 2-5 Sample application -- (3) where the standby function is used for power failure backup

#### 2-3-2. Operating waveform in sample application circuit — (3)

The operating waveform in the sample application circuit in fig. 2-5 is shown in Fig. 2-6. The mode is roughly divided as follows: a, Power-ON reset, b, Instantaneous break of main power, C, Return from power failure backup.




Fig. 2-6. Operating waveform in sample application circuit — (3)

## 2-3-3. Operation of sample application circuit = (3)

- (a) At the time of power-ON reset
  - The operation and notes are the same as for sample application circuit (2)
- (b) At the time of instantaneous break
  - (i) When the PXX input voltage does not meet VIL (the PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:
    - A reset occurs in the normal mode. After reset release  $P_{XX} = "H"$  is program-detected, deciding program start after instantaneous break.
  - (ii) When both of the Pxx Input voltage and RES input voltage do not meet VIL:
    The program continues running in the normal mode.
  - (iii) When both of the PXX input voltage and RES input voltage meet VIL:
    - When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.
    - When two pollings regard the  $P_{XX}$  input voltage as "L" level, the HALT mode is entered and after power is restored, a reset occurs, releasing the standby mode. After standby release  $P_{XX}$  = "H" is program detected, deciding program start after instantaneous break.
- (c) At the time of return from power failure backup
  - The operation and notes are the same as for sample application circuit (2)

#### 2-3-4. Notes for design of sample application circuit - (3)

• R3

Bias resistance of TR2

• R7 and Rg

Fix the R7 and R8 values so that TR3 is turned ON/OFF at approximately 1.5V of  $N_2$ 

Other notes are the same as for sample application circuit - (1)

#### 2-3-5. Notes for software design

Same as for sample application circuit — (1)

#### 2-4. Notes (1) for providing serial transfer

Notes for providing power failure backup and serial transfer

This application assigns top priority to power failure backup. When power failure backup is provided, serial transfer may not be provided normally.

(1) When the internal clock is used for the serial clock:

Execute the serial transfer start instruction immediately before executing the HALT instruction. If this is

done during serial transfer, the power failure backup mode is entered without normal transfer.

When the external clock is used for the serial clock:

When power failure is detected, it is most prioritized that the HALT mode is entered, providing power failure backup. It is necessary to design an application system where no release signal by serial transfer completion is inputted to the HALT instruction executing cycle and no release signal is inputted during backup.

## 2-5. Notes (2) for providing serial transfer

Notes for providing HALT and serial transfer for program standby without power failure backup. This application assigns top priority to serial transfer. The following notes for system design must be observed.

- (1) When the internal clock is used for the serial clock:

  Transfer starts when it is ready on both sides. When transfer is not ready on the other side, the HALT instruction is executed to reduce the current dissipation. When transfer is ready, the HALT release signal (RES, PA) causes return from the standby mode starting serial transfer.
- When the external clock is used for the serial clock:

  Synchronization must be provided between microcomputers to prevent the HALT instruction and HALT release signal (RSIOEND) from overlapping. When transfer is ready, the serial transfer start instruction is executed and the program is placed in the wait state. The other side adjusts thime so that no overlap occurs between the HALT instruction and transfer completion and starts serial transfer. On completion of transfer, the HALT mode is released and the program is executed with an instruction immediately following the HALT instruction.



## LC6520, LC6522 INSTRUCTION SET

Symbol	Description					
AC	: Accumulator	M(DP)	: Memory addressed by DP	- (	1, [	] : Contents
ACt	: Accumulator bit t	$P(DP_1)$	: Input/output port addressed by DP <sub>1</sub>		-	: Transfer and direction
CF	: Carry flag	PC ~	: Program counter		+	: Addition
CTL	: Control register	STACK	: Stack register		_	: Subtraction
DP	: Data pointer	TM	: Timer		Α	: AND
E	E register	TMF	: Timer (internal) interrupt request flag		v	: OR : Exclusive QR
EXTF	: External interrupt request flag		: Working register		₩.	Exclusive QR
Fn	: Flag bit n	ZF	: Zero flag =			. Exclusive On

	Fn M	: Flag bit n : Memory		<b>ZF</b> ::	Zero	flaç	G ➡		All Marie and the second	All Annual Control of the Control of
Instruction group		Mnemonic		tion code	rtes	Cycles	Function	Description	Status flag	Remarks
돌			D7D6D5D4	D3 D2 D1 D0	8	ن	ļ		Prestected	11
Suo	CLA	Clear AC	1100	0000	1	1	AC 0	The AC contents are cleared	ZF	, <b>≨</b> y'
ള	CLC	Clear CF	1 1 1 0	0001	1	1	CF ←0	The CF contents are cleared.	CF	3.38°
<u> </u>	STC	Set CF	1 1 1 1	0001	1	1	CF ←1	The CF is set.	¢F.₽	,
tion	ÇMA	Complement AC	1110	1011	1	1	AC ←(AC)	The AC contents are complemented.	Z F	
jorla	INC	Increment AC	0000	1110	1	1	AC ←(AC) +1	The AC contents are incremented +1.	ŹĘ CF	
Ē	DE C	Degrement AC	0000	1 1 1 1	1	1	AC ←(AC) -1	The AC contents are decremented -1.	₫F CF	
Accumulator manipulation instructions	RAL	Rotate AC left through CF	6000	0001	1	1	ACo←(CF). ACn+1+ (ACn). CF←(AC3)	The AC contents are shifted left through the CF	ZF CF	
100 100	TAE	Transler AC to E	0000	0 0 1 1	1	1	E ←(AC)	The AC contents are transferred to the E.  The AC contents and the E conents are		
	XAE	Exchange AC with E	0000	1 1 0 1	1	1	(AC) ≒(E)	exchanged		· · · · · ·
Ition	INM	Increment M	0010	1110	1	1	M(DP) ← [MÎ(DP) ]+1	The M(DP) contents are incremented +1.	ZF CF	
ipul	DEM	Decrement M	0010	1 1 1 1	1	1	M(DP) + (M(DP)) - 1	The M(DP) contents are decremented -1.	ZF CF	
Memory manipulation instructions	SMB bit	Set M data bit	0000	1 0 B <sub>1</sub> B <sub>0</sub>	1	1	M( DP , B 1 B 0) ← 1	A single bit of the MIDRI specified with B <sub>1</sub> B <sub>0</sub> is set.		
Memo	RM8 bit	Reset M data bit	0010	1 0 B 1 B 0	1	1	M(DP. B1B0) €0	A single bit of the M(DP) specified with B <sub>1</sub> B <sub>0</sub> is reset.	ZF	
	AD	Add M to AC	0110	0000	1	Fi.	AC +-(AC) + (MIDP))	Binary addition of the AC contents and the M(DP) sontents is performed and the result is stored in the AC.	ZF CF	
	ADC	Add M to AC with CF	0010	0000	, i	1	AC -(AC) + (M(DP)) +(CF)	Binary addition of the AC, CF contents and the M(DP) contents is performed and the result is stored in the AC.	ZF CF	
	DAA	Decimal adjust AC in addition	1110	0 1 4 0	1	1	AC -(AC) +16	6 is added to the AC contents.	ZF	
	DAS	Decimal adjust AC in subtraction	1110	1/0/1 0	1	1	AC-(ACI+10	10 is added to the AC contents.	ZF	
tions	EXL	Exclusive or M to AC	1 1 1 1	0101	1		AC + AC) Y (M(DP))	The AC contents and the M(DP) contents are exclusive ORed and the result is stored in the AC.	ZF	
instruc	AND	And M to AC	1 1 1 1 1	0113			AC - (AC) A (M(DP))	The AC contents and the M(DP) contents are ANDed and the result is stored in the AC.	ZF	
parison	OR	Or M to AC	1/1/10	0 1 0 1	1	l)	AC - (AG) V (M(DP))	The AC contents and the M(DP) contents are ORed and the result is stored in the AC.	ZF	
moɔ/uo	СМ	Compare AC with M	1 1 1 1	1011	19	1	(M(DP))+(AC)+1	The AC contents and the M(DP) contents are compared and the CF and ZF are set/reset.	ZF CF	
Arithmetic operation/comparison instructions					a de la companya de l	and the second		Comparison result         CF         ZF           [M(DP)] > (AC)         0         0           [M(DP)] = (AC)         1         1           [M(DP)] < (AC)		
Arit	CI data	Compare AC with immediate data	0010	1 1 0 0		2	13121110 +(AC)+1	The AC contents and the immediate data 1g1g110 are compared and the ZF and CF are set/reset.  Comparison result CF ZF	ZF CF	
	John Marie							$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
	CLI dara	Compace DR: with immediate data	0 0 /1 /0	1 1 0 0		2	{OP <sub>L</sub> } ¥   <sub>3</sub>   <sub>2</sub>   <sub>1</sub>   <sub>0</sub>	The DP <sub>L</sub> contents and the immediate data 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub> are compared.	ZF	
á	ŁI data	Load AC with , immediate data	1100	13 12 11 10	4	1	AC -13121110	The immediate data 13121110 is loaded in the AC.	ZF	<b>*</b> 1
	S	Store AC to M	5000	0010	1	+	M(DP) ←(AC)	The AC contents are stored in the M(DP).	<u> </u>	
	F July State Jak	Load Al Irom M	0010	0 0 0 1	1	+	AC - (M(DP))	The M(DP) contents are loaded in the AC. The AC contents and the M(DP)	ZF	The ZF is set/reset
ctions	XM dala	Exchange AC with M. Then modify DPs with immediate data	1010	0 M <sub>2</sub> M <sub>1</sub> M <sub>6</sub>	1	2	$(AC) \stackrel{\leftarrow}{=} (M(DP))$ $DP_H \stackrel{\leftarrow}{=} (DP_H) \vee$ $0 M_2 M_1 M_0$	contents are exchanged and then the DP <sub>H</sub> contents are modified with the contents of {DP <sub>H</sub> } VOM <sub>2</sub> M <sub>1</sub> M <sub>0</sub> .	ZF	according to the result of (DP <sub>H</sub> )  VOM2M1M0.
Load/store instructions	х	Exchange AC with M	1010	0000	1	2	(AC) = (M(DP))	The AC contents and the M(DP) contents are exchanged.	ZF	The ZF is set/reset according to the DP <sub>M</sub> contents at the time of instruction execution.
Load/s	ΧI	Exchange AC with M. then increment DPL	1 1 1 1	1 1 1 0	1	2	(AC) ≒ (M(DP)) DPL +(DPL) +1	The AC contents and the M(DP) contents are exchanged and then the DPL contents are incremented +1.	ZF	The ZF is set/reset seconding to the result of (DP <sub>L</sub> +1)
	ХD	Exchange AC with M, then decrement DPL	1 1 1 1	1 1 1 1	1	2	(AC) ≒ (M(DP)) DPL ←(DPL) -1	The AC contents and the M(DP) contents are exchanged and then the DPL contents are decremented -1.	ZF	The ZF is set/reset according to the result of (DP <sub>L</sub> = I)
	RTBL	Read table data from program ROM	0110	0 0 1 1	1	2	AC.E←ROM (PCh.E.AC)	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.		

# LC6520C,6520H,6522C,6522H

ctions Instruction			Instruct	ion code	- 1	- 1				
					<u>6</u>	<u>\$</u>	<b>6</b>	Di-si	Status flag	Remarks
		Mnemonic	D7 D6 D5 D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	8ytes	S G	Function	Description	affected	remark\$
1 2 1		Load DPH with Zero and DPL with immediate data respectively			1	1	DPH ←0 DPL ←13121110	The DPH and DPL are loaded with 0 and the immediate data $1_3^1_2^1_1^1_0$ respectively.		
Date pointer manipulation instructions		Load DPH with	0100	13 12 11 10	1	1	DPH ← 13 12 11 10	The DPH is loaded with the immediate data 13121110.	****	
볼	IND	Increment DPs	1 1 1 0	1110	1	1	DPL ← (DPL) + 1	The DPL contents are incremented +1.	Z£	
🛓	DED	Decrement DPL	1 1 1 0	1 1 1 1	1	1	DPL - ( DPL) - 1	The DP <sub>1</sub> contents are decremented - 1	ZF	The same of the sa
اقطا	TAL	Transfer AC to DPu	1 1 1 1	0 1 1 1	1	1	DPL ←(AC)	The AC contents are transferred to the DP	- 20-	AND THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN
\(\bar{\omega}{\omega}\)	TLA	Transfer DPL to AC	1.1.1.0	1001	1	1	AC -(DPL)	The DP <sub>1</sub> contents are transferred to the AC	<b>26</b> .	77
	XAH	Exchange AC with DPH	0 0 1 0		+	1	(AC) ≒(DPH)	The AC contents and the DP contents are exchanged.	The state of the s	77
	XAt	Exchange AC with		11 10		Ť		The AC contents and the contents of	, ŝ	
Working register manipulation instructions	XAO XAI XA2 XA3	working register At	1110		1	1 1	(AC) = (AO) (AC) = (A1) (AC) = (A2) (AC) = (A3)	working register At are exchanged.  At is assigned one of A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub> , according to t <sub>1</sub> t <sub>0</sub> .  The DP <sub>H</sub> contents and this contents of		
Working registe instructions	XHa XHO XH1	Exchange DPH with working register. Ha	1 1 1 1	a 1 0 0 0 1 1 0 0		1	(DPH) ≒(H0) (DPH) ≒(H1)	working register Ha are exchanged. Ha is assigned either of HD or H1 according to a.  The DP, contents and the contents of		
Work	XLa XLO XL1	Exchange DP, with working register. La	1 1 1 1			1	(DPL) ≒(LO) (DPL) ≒(L1)	working register. La are exchanged. Le is essigned either of L0 or LF according to 8		
ctions	SFB 11ag	Ser flag bit	0101	B3 B2 B1 B0	1	1	Fn ←1	The flag specified with B <sub>3</sub> B <sub>2</sub> B <sub>3</sub> B <sub>0</sub> is set.		<del> </del>
Flag manipulation instructions	RFB (lag	Reset flag bit	0001	B3 B2 B1 B0	1	1	Fn0'	The flag specified with B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> is reset.	ZF	The flags are divided into 4 groups of F <sub>0</sub> to F <sub>2</sub> , F <sub>4</sub> to F <sub>2</sub> , F <sub>6</sub> to F <sub>11</sub> , F <sub>12</sub> to F <sub>15</sub> .  The ZF is set/reset according to the 4 bits including a single bit specified with the immediate date B <sub>3</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>
	JMP addr	Jump in the current bank	O 1 1 0 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 PIOP 9 P6	2	2	PG + PCH (X 12 PC 11) P10P9 P4 P7 P6 P5 P4 P3 R2 P1 P0	A jump to the address specified with the PC <sub>11</sub> (or PC <sub>11</sub> ) and immediate data P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> occurs.		19 the BANK and JMP ingructions are executed consecutively, PC11 PC11.
tions	JPEA	Jump in the current page modified by E and AC	1111	1/0/1 0	1		PC7 6 - (E. AC)	A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs.		
ne instruc	CZP addr	Call subroutine in the zero page	1 0 1/1/	P3 P2 P1 Po	1	i e	\$1ACK + (PC) + 1 PC11~6, PC1, ~0 +0 PC5~2 + P3 P2 P1 P0	A subroutine in page 0 of bank 0 is called,		
Jump/subroutine instructions	CAL addr	Call subroutine in the zero bank	1/ Q/ 1 0 P7/P6 P5 P4	I PioRa Pe. Pa Pa Pi Po	2	2	STACK + (PC) +2 PC + 0 + 0 PtoPgP8P7 P6P5P4P3P2P1P0	A subroutine in bank 0 is called.		
Į Ž	RT	Return from subrouting	0110	0010	1	1,	PC - (STACK)	A return from a subroutine occurs.		
	RTI	Return from interrupt	0010	720	1 ;	-54	PC ←(STACK)	A return from an interrupt service routine	ZF CF	,
		routine	400 TON	(S))	No.	ş fer	CF ZF ← CSF.ZSF	occurs,	ļ	Effective only when
	BANK	Change bank	1 1 1 1	1 1 0 1	1,00	١`	PC+++ (PCii)	The bank is changed.		used immediately before the JMP instruction.
	BAt addr	Branch on AC bil	O 1 1 1 P7P6P5P4	O O to 1.6 P3P2P1:P0			PC7 ~ 0 ← P7 P6P5 P4 P3 P2P1 P0 if ACt = 1	If a single bit of the AC specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 1, a branch to the address specified with the immediat data P <sub>7</sub> P <sub>6</sub> P <sub>6</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is 8A0 to 8A3 according to the value of t.
	BNAt addr	Branch on no A.C. bit	0 0 1 1 P1P6P5 84	Q Otito P3P2P1P0	2	2	PC7 ~0 ← P7 P6P5P4 P3P2P1P0 if ACt = 0	If a single bit of the AC specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is BNAO to BNA3 according to the value of £.
A. A.	BM addi	Branch on Milpif	0 1 1 1 P / P 6 P 5 P 4	0 1 t 1 t 0 P3 P2 P1 P0	2	2	PC7~0← P7P6P5P4 P3P2P1P0 If (M(DP.t1tot)=1	If a single bit of the M(DP) specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 1, a branch to the address specified with the immediate data P <sub>2</sub> P <sub>6</sub> P <sub>6</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is BM0 to BM3 according to the value of t.
ranch instructions	BNMt addr	Brahon on no M ort		0 1 t 1 t o P3 P2 P1 P0		2	PC7~0 ← P7P6P5P4 P3P2P1P0 If (M(DP.t1t01)=0	If a single bit of the M(DP) specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 0, a branch to the address specified with the immediate data P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is BNMO to BNMO according to the value of t.
Branch	BP1 addr	Branch on Port bil	0 1 1 1 P7 P6 P5 P4	1 Otito P3P2P1P0		2	PC7~0 - P7 P6 P5 P4 P3 P2 P1 P0 (f (P{DPL tito}) = 1	If a single bit of port P(DP <sub>L</sub> ) specified with the immediate data 1 <sub>1</sub> 1 <sub>0</sub> is 1, a branch to the address specified with the immediate data P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is BPO to BPO according to the value of t.
	BNPt addr	Branch on no Port bit	O O 1 1 P7 P6 P5 P4	1 0 t 1 t o P3 P2 P1 P0		2	PC7~0 - P7 P6 P5 P4 P3 P2 P1 P0 If [P(DPL.1   t ol ] = 0	If a single bit of port P(DP <sub>L</sub> 1 specified with the immediate data 1, 10 is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is 8NP0 to 8NP3 according to 1he value of t.
	BTM addi	Branch on timer	1	1 1 0 0 P3P2P1P0	2	2	PC7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 if TMF = 1 then TMF ←O	If the TMF is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. The TMF is reset.	e TMF	<u> </u>

Instruction group		Mnemonic	Instruct	ion code	Bytes	Cycles	Function	Description*	Status flag	Remarks
Inetr			D7 D6 D5 D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	9	G			affected	
	BNTM addr	Branch on no timer	0 0 1 1 P7 P6 P5 P4	1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 if TMF = 0 then TMF ← 0	if the TMF is 0, a branch to the address specified with the immediate data P <sub>2</sub> P <sub>6</sub> P <sub>6</sub> P <sub>6</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. The TMF is reset.	TMF	
	Bi addr	Branch on interrupt	O 1 1 1 P7P6P5P4	1 1 0 1 P3 P2 P1 P0	2	2	PC7~0 ← P7P6P5P4 P3P2P1P0 if EXTF = 1 then EXTF ← 0	If the EXTF is 1, a branch to the address specified with the immediate data P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>7</sub> D within the same page occurs. The EXTF is reset.	EXTF	N. G. Carlotte Street,
	BNI addr	Branch on no interrupt	O O 1 1 P7P6P5P4	1 1 0 1 P3 P2 P1 P0	2	2	PC 7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 If EXTF = 0 then EXTF ← 0	If the EXTF is 0, a branch to the address specified with the immediate data $P_{P_0}^{*}P_0^{*}P_0^{*}P_0^{*}P_0^{*}P_0^{*}P_0^{*}$ within the same page occurs. The EXTF is reset.	EXTF	
structions	BC addr	Branch on CF	0 1 1 1 P7P6P5P4	1 1 1 1 P3P2P1P0	2	2	PC7~0 + P7P6P5P4 P3P2P1P0 if CF = 1	If the CF is 1, a branch, to the address specified with the immediate data P7PgFgFgFgPgP2F1P0 within the same page occurs.		
Branch instructions	BNC addr	Branch on no CF	0 0 1 1 P7P6P5P4	1 1 1 1 P3 P2 P1 P0	2	2	PC 7 ~0 ← P7 P6 P5 P4 P3 P2 P1 P0 if CF =0	If the CF is 0 a branch to the address specified with the immediate data. PaPaPaPaPaPaPaPaPaPaPaPaPaPaPaPaPaPaP		
	BZ addr	Branch on ZF	0 1 1 1 P1P6P5P4	1 1 1 0 P3 P2 P1 P0	2	2	PC7 ~0 ~ P7 P6 P5 P4 P3 P2 P1 P6 i1 ZF =1	If the ZF is 1, a treamch to the address specified with the immediate data Papp Pap Pap Pap Papp within the same page occurs.		
	BNZ addr	Branch on no ZF	O O 1 1 P7P6P5P4	1 1 1 0 P3 P2 P1 P0	2	2	PC7~0 - P7P6P5P4 P3P7P1P0 If ZF = 0	If the ZF is 0, a branch to the address specified with the immediate date PaP6P5P4P3P2P1P0 within the same page occurs.		
	BFn addr	Branch on Hag bit	1 1 0 1 P7 P6 P5 P4	n 3 n 2 n 1 n 0 P 3 P 2 P 1 P 0	2	2	PC7 0 + Py P6 P5 P4 P3 P2 P1 P0 11 Fn #1	If the flag bit of the 16 flags specified with the immediate data applipting is 1, a branch to the address specified with the immediate data P7PgP5E4P3P2P1P0 within the same page occurs.		Mnemonic is BF0 to BF15 according to the value of n.
	BNFn addr	Branch on no flag bit	1 0 0 1 P7P6P5P4	ng ng ng ng Pa Pa Pa Po	2	2	PC 7 2 ← P7 P6 P5 P4 P3 P2 P1 P0 II Fn ⇒0	If the flag bit of the 16 flags specified with the immediate data ngn01n0 is 0. pranch to the address specified with the immediate data P7P6P4P3P2P1P0 within the same page occurs.		Mnemonic is BNF0 to BNF15 according to the value of n.
£	IP.	Input port to AC	0000	1 1 0 0	٦٩	ń	AC ← (P(DPi)	Port P(DP) contents are loaded in the AC		
ള	OP	Output AC to port	0 1 1 0	0001	ř	1	P(DPL) - (AC)	The AC contents are outputted to port P(D	)Pլ).	
Input/Output instructions	SPB bit	Set port bit	0000	O 1 B 1 B 1	1	2	Pt DP ; /8 1 Bo 1 ← 1	A single bit in port P(DP <sub>L</sub> ) specified with the immediate data B <sub>1</sub> B <sub>0</sub> is set.		When this instruction is executed, the E contents are destroyed.
Input/Ou	APB bit	Resel port bit	0010	Ø ≸ B1B0		2	P(DP <sub>8</sub> , B1B0) + 0	A single bit in port P(DP <sub>L</sub> ) specified with the immediate data 8 <sub>1</sub> 8 <sub>0</sub> is reset.	ZF	When this instruction is executed, the E- contents are destroyed
	SCTL bit	Set control register bit(S)	0010	1 1 0 0 B3 <b>8</b> 2 B1 <b>B</b> 0	2	2	CTL ←(CTE)V BøB2B1B0	The bits of the control register specified with the immediate data ${\sf B_3B_2B_1B_0}$ are set.		
instructions	ACTL bit	Reset control register bit(S)	0.010	1 1 0 0 B 3 B 2 B 1 B 0		2	B3 B2 B1 Bo	The bits of the control register specified with the immediate data 8 <sub>3</sub> 8 <sub>2</sub> 8 <sub>1</sub> 8 <sub>0</sub> are reset.	ZF	
Other instr	WITM	Write timer	1 1 1 1	4.001	1	12	IM +(E).(AC) TMF +0	The E and AC contents are loaded in the timer. The TMF is reset.	TMF	
है	HALT	Halt	1.1 %3	0110		1	Hali	All operations stop.		Only when all pins of port PA are set at L, stop.
	NOP	No operation	0000	0000	1	1	No operation	No operation is performed, but 1 machine cycle is consumed.		

- \*1 If the CLA instruction is used consecutively in such a manner as CLA, CLA, ————, the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.
- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:

  ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates,
  - 3) Accept full responsibility and indemnity and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production, SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.