

# Single-Chip 4-bit Microcontroller (Low-Threshold Input, On-Chip FLT Driver)

## Overview

The LC6514B is a microcontroller with FLT drivers. It is identical with the LC6510C in the internal architecture and instruction set. Since the normal/low-threshold level of input port A can be selected by option and the on-chip pull-down resistor can be bitwise connected to the FLT driver by option, the number of external parts used in the user equipment can be minimized, reducing the cost considerably.

#### **Features**

• Low power dissipation.

ROM capacity: 4096×8 bits.RAM capacity: 256×4 bits.

• Subroutine stack: 8 levels (common with interrupt).

• On-chip OSC circuit CR OSC: 800kHz typ.

Ceramic OSC: 400kHz, 800kHz, 1000kHz

External iuput: 1290kHz max.
• Power-down by 2 standby modes

HALT mode: Power dissipation saving by program stadby

during normal operation

HOLD mode: Power supply backup during power fail-

ure.

Input/output ports

Input:  $4 \text{ bits} \times 1 \text{ port}$ 

3 bits  $\times$  1 port

Input/output :  $4 \text{ bits} \times 2 \text{ ports}$ Output :  $4 \text{ bits} \times 4 \text{ ports}$ 

2 bits  $\times$  1 port

• Interrupt.

External interrupt : 1
Internal timer interrupt : 1

• On-chip 4-bit prescaler and 8-bit program timer.

• Instruction cycle time : \$ 1µs (at 1290kHz)

Supply voltåge


Normal operation: 4.0 to 6.0 V Memory hold: 1.8 to 6.0 V

• Instruction set common to the LC6502, LC6505 (BANK instruction added)

# Package Dimensions


unit:mn

3025B-DIP42S



unit:mm

3052B-QIP48




- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

#### Note

The LC6514B heretofore in use has been improved by changing the value of the pull-down resistor to be contained in FLT drivers as shown below. When using the LC6514B, fully check that the new resistor value meets your application specifications.

Parameter		Ne	w resistor val	ue	Old re	sistor val	ue ``	Unit
1 dramotor		min	typ	max	min 🧳	ftyp 🗽	typ max	
L-level output current	loL	0.190	0.362	0.760	0.108	0.304	0.543	mA
(Output pull-down resistance)	(R <sub>PD</sub> )	(200)	(105)	(50)	(350)	(125)	(70)	(kΩ)

### **Pin Assignment**




NC pin: No connection

# **Pin Function**

Pin Name	Input/ Output	Function
ĪNT	Input	Interrupt request input pin.
HOLD	lanut	HOLD mode request input pin (Differs from the LC6502/05 in function.)
HOLD	Input	Capable of being used as general-purpose single-bit input port unless the standby mode is used.
RES	Input	Reset input pin.
		Input port A <sub>0</sub> to A <sub>3</sub> (Normal voltage).
PA <sub>0 to 3</sub>	Input	Capable of 4-bit input and single-bit decision for branch.
1 10 10 3		Used also for HALT mode release request input.
		LOW threshold input for 4 bits selectable by option.
PB <sub>0 to 2</sub>	Input	Input port B <sub>0</sub> to B <sub>2</sub> (Normal voltage).  Capable of 3-bit input and single-bit decision for branch.
		Input/output common port C <sub>0</sub> to C <sub>3</sub> (Normal voltage).
PC <sub>0 to 3</sub>	Input/	Capable of 4-bit input and single-bit decision for branch during input.
0.03	Output	Capable of 4-bit output and single-bit set/reset during output.
	Input/	Input/output common port D <sub>0</sub> to D <sub>3</sub> (Normal voltage).
PD <sub>0 to 3</sub>	Output	Capable of 4-bit input and single-bit decision for branch during input
	- Cuipui	Capable of 4-bit output and single-bit set/reset during output.
		Output port E <sub>0</sub> to E <sub>3</sub> (with high-voltage segment driver).
PE <sub>0 to 3</sub>	Output	Capable of 4-bit output and single-bit set/reset.  Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch.
		Use/nonuse of pull-down resistor bitwise selectable by option.
		Output port F <sub>0</sub> to F <sub>3</sub> (with high-voltage segment driver)
DE	0	Capable of 4-bit output and single-bit set/reset.
PF <sub>0 to 3</sub>	Output	Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch.
		Use/nonuse of pull-down resistor bitwise selectable by option
		Output port G <sub>0</sub> to G <sub>3</sub> (with high-voltage digit driver).
PG <sub>0 to 3</sub>	Output	Capable of 4-bit output and single-bit set/reset.  Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch.
		Use/nonuse of pull-down resistor bitwise selectable by option.
		Output port H <sub>0</sub> to H <sub>3</sub> (with high-voltage digit driver).
		Capable of 4-bit output and single-bit set/reset
PH <sub>0 to 3</sub>	Output	Capable of 4-bit input of output latch contents and single bit decision of output latch for branch.
		Use/nonuse of pull-down resistor bitwise selectable by option.
		Output port I <sub>0</sub> ,I <sub>1</sub> (with high-yoltage digit*driver).
Pl <sub>0, 1</sub>	Output	Capable of 2-bit output and single-bit set/reset.
0, 1		Capable of 2-bit input of output latch contents and single-bit decision of output latch for branch.  Use/nonuse of pull-down resistor buwise selectable by option.
		Pin for supplying external clock
OSC1	Input	If the internal clock mode is used, C. R or a ceramic resonator is connected to this pin and pin OSC2.
OSC2	Output	Pin for externally connecting a resonance circuit for the internal clock mode.
V <sub>DD</sub>	Input	Power supply on. Normally connected to +5V
V <sub>SS</sub>	_	Connected to 0V power supply
VP	Input	Power supply for high-voltage port pulf-down resistor.
TEST	Input	LC test pin. Normally, connected VSS(0V).

# **System Block Diagram**



RAM: Data memory

Flag

WR: Working register AC: Accumulator ...

Arithmetic and logic unit ALU:

DP: Data pointer E: E register

Control register CTL: OSC Oscillator

TM.

Timer Status register STS

ROM: Program memory PC: Program counter INT: Interrupt control IR: Instruction resister I.DEC: Instruction decoder

CF, CSF: Carry flag

Carry save flag

ZF, ZSF: Zero flag

Zero save flag

EXTF: External interrupt request flag TMF: Internal interrupt request flag

# **Absolute Maximum Ratings** at Ta = 25°C, $V_{SS}=0V$ ( $V_{DD}=5V\pm20\%$ unless otherwise specified)

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +7.0	V
Input voltage	V <sub>IN1</sub>	Inputs other than Vp (Note 1)	-0.3 to V <sub>DD</sub> +0.3	V
Imput voltage	V <sub>IN2</sub>	V <sub>P</sub>	V <sub>DD</sub> =45 to V <sub>DD</sub> +0.3	V
Output voltage	VOUT1	Outputs other than ports E, F, G, H, I	-0:3 to V <sub>DD</sub> +0.3	V
Output voltage	V <sub>OUT2</sub>	Ports E, F, G, H, I	V <sub>DD</sub> -45 to V <sub>DD</sub> +0.3	V
	I <sub>O1</sub>	Each pin of ports C, D	-2.0 to +2.0	mA
Peak output current	I <sub>O2</sub>	Each pin of ports E, F	% −10 to Ø	√ mA
r eak output current	I <sub>O3</sub>	Each pin of ports G, H, I	-15 to 0	mA
	I <sub>O4</sub>	All pins of ports C to I	−90 to +16	mA
Allowable power dissopation	Pd max1	Dip package, Ta=-30 to +70°C	600	mW
Allowable power dissopation	Pd max2	Flat package, Ta=-30 to +70°C	400	mW
Operating temperature	Topr	// & %	−30 to +70	°C
Storage temperature	Tstg		_55 to +125	°C

Note 1: For pin OSC1, up to oscillation amplitude generated when internally oscillated under the recommended oscillation conditions in Fig. 3 is allowable.

# **Recommended Operating Conditions** at Ta = -30 C to +70 C, $V_{SS} = 0$ V ( $V_{DD} = 4.0$ V to 6.0 V unless otherwise specified)

_				Rating		
Parameter	Symbol	Conditions	min	typ	max	Unit
Operating supply voltage	V <sub>DD</sub>		4.0	5.0	6.0	V
Power-down supply voltage	V <sub>DD</sub> MR	HOLD=V <sub>[E4</sub> , HOLD mode	1.8		6.0	V
	V <sub>IH</sub> 1	Rorts A to D, port A : "normal threshold input"	0.7V <sub>DD</sub>		$V_{DD}$	V
H-level input votage	<sup>√</sup> √ iH2 √	VDD=4.5 to 5.5V, port A: "low threshold input"	1.9		$V_{DD}$	V
and the second s	V <sub>IH3</sub>	INT, RES, HOLD, OSC1 pins	0.8V <sub>DD</sub>		$V_{DD}$	V
general and the second	V <sub>IE1</sub>	Ports A to D, port A: "normal threshold input"	V <sub>SS</sub>		0.3V <sub>DD</sub>	V
L-level input votage	V <sub>IL2</sub>	V <sub>DD</sub> =4.5 to 5,5V, port A: "low threshold input"	V <sub>SS</sub>		0.5	V
And the state of t	VIL3	INT, RES, ØSC1 pins	Vss		0.2V <sub>DD</sub>	V
	VIL4	V <sub>DD</sub> ≠1,8 to 6.0V, <del>HOLD</del> , TEST pins	V <sub>SS</sub>		0.2V <sub>DD</sub>	V
Operating clock frequency	fextosc	A CONTRACTOR OF THE PROPERTY O	222		1290	kHz
H-level clock pulse width	¶w <sub>φ</sub> H	Y/	0.3			μs
L-level clock pulse width	t <sub>woL</sub>	At external clock input, See Fig.1	0.3			μs
Clock input rise time	t <sub>osc</sub> R.				0.2	μs
Clock input fall time	∕t <sub>osc</sub> F				0.2	μs
External capacitance for CR OSC	Cext	See Fig. 8			220±5%	pF
External resistance for CR QSC	Rext	See Fig. 6			6.8±1%	kΩ
External circuit constants for ceramic OSC	R1, R2 C1, C2	See Fig. 3				
Standby timing	tVDDR	See Fig. 6, V <sub>DD</sub> =1.8 to 6.0V	0			μs
	tVDDF	000 1 lg. 0, VDD=1.0 to 0.0V	0			μs
Allowable delay in	<sup>t</sup> DL	See Fig. 9, 10.			(n-3)⋅ Tc	μs
Key scan circuit	<sup>t</sup> DH	000 Fig. 3, 10.			(n-3)⋅ Tc	μs




Fig. 1 OSC1 Pin input waveform



Fig. 2 Recommended Oscillator for CR OSC

0SC1	0802	
P.1	R2 ≸	CF : Ceramic resonator
C1 = CF	<b>√</b>	CSB400P (Murata) KBR400B (Kyocera) CSB800K (Murata) KBR800H (Kyocera)
*	<sup>62</sup> <del>//</del>	CSB1000K (Murata)

			J J	The Man	
Center Frequency	CF	C1(pF)	C2(pF)	R1(kΩ)	R2(kΩ)
400kHz	CSB400P(Murata)	470	470	1000	1.5
	KBR400B(Kyocera)	470	470	1000	1.5
	CSB800K(Murata)	220	220	1000	1.0
800kHz	KBR800H(Kyocera)	220	220	1000	1.0
		150	.150	1000	1.5
1000kHz	CSB1000K(Murata)	100	100	<i>f</i> 1000	1.5
	4 N	TOTAL .	2003		


Fig. 3 Recommended Oscillator for Ceramic OSC

C1, C2 : Tolerar
R1, R2 : Tolerar

Electrical Characteristics at Ta = -30 to +70°C,  $V_{DD}=5V\pm20\%$ ,  $V_{SS}=0V$ 

Parameter	Symbol	Conditions		Rating		Unit
Falametei	Symbol	Conditions	min	typ	max	Onit
H-level iuput current	lін	All input pins except Vp VIN=VDD			1	μΑ
L-level iuput current	I <sub>I</sub> L	All input pins except V <sub>P</sub> ,V <sub>IN</sub> =V <sub>SS</sub>	-1			μA
	V <sub>OH1</sub>	Ports C, D : IOH=-11mA	V <sub>DD</sub> -2.0			V
	V <sub>OH2</sub>	Ports C, D; long-100pA	V <sub>DD</sub> -0.5			V
	V <sub>OH3</sub>	Ports E F: IOH=-2mA	V <sub>DD</sub> -1.0			V
H-level output votage	VO#14	Ports E, F. Long-1mA, all ports IOH=-1mA	V <sub>DD</sub> -0.5			V
	V <sub>Q</sub> H5	Ports G, H, I: I <sub>OH</sub> =-10mA	V <sub>DD</sub> -1.8			V
	√ NOH6	Ports G, H, I': I <sub>OH</sub> =–2mÅ	V <sub>DD</sub> -1.0			V
e garden	V <sub>OH7</sub>	Ports G, H, I: I <sub>QH</sub> =-1mA, all ports I <sub>QH</sub> =-1mA	V <sub>DD</sub> -0.5			V
Agrand the state of the state o	VOLA	Ports C, D: I <sub>QL</sub> =1mA			0.4	V
L-level output votage	√VOL2	Ports E, F, G, H, I:Vp=-35V, output Tr OFF, output open, with pull-down resistor			-33	V
L-leve output current (Output pull-down resistor)	IOL (R <sub>PD</sub> )	Ports EFF, G, H, I:Vp=-35V, V <sub>OL</sub> =3V, V <sub>DD</sub> =5V, with pull-down resistor	0.190 (200)	0.362 (105)	0.760 (20)	mA (kΩ)
	OFF1	Ports C, D: V <sub>OUT</sub> =V <sub>DD</sub>			1.0	μΑ
Output OFF leak current	OFF2	Ports C, D : V <sub>OUT</sub> =V <sub>SS</sub>	-1.0			μA
Output Of Fleak current	I <sub>OFF3</sub>	Ports E to I : V <sub>OUT</sub> =V <sub>DD</sub> , OD output			30	μA
	lOFF4	Ports E to I : V <sub>OUT</sub> =V <sub>DD</sub> -40V, OD output	-30			μΑ
// * *	fc⊭osc1		384	400	416	kHz
Clock OSC frequency for ceramic OSC	<sup>f</sup> CFOSC2	Recommended conditions for ceramic OSC, at OSC circuit in Fig.3(Note 1)	768	800	832	kHz
	CFOSC3	,	960	1000	1040	kHz
Clock OSC frequency for CR OSC	fCROSC	C <sub>ext</sub> =220pF, R <sub>ext</sub> =6.8kΩ, at OSC circuit in Fig. 2	600	800	1220	kHz
	I <sub>DD1</sub>	At CR OSC, C <sub>ext</sub> =220pF, R <sub>ext</sub> =6.8k $\Omega$ , output pin open, input pin, V <sub>IN</sub> =V <sub>DD</sub>		1.0	2.0	mA
Current drain	I <sub>DD2</sub>	At ceramic OSC (800kHz), output pin open, input pin, V <sub>IN</sub> =V <sub>DD</sub>		1.0	2.0	mA
Current Orani	I <sub>DD3</sub>	HALT mode, V <sub>DD</sub> =4.0 to 6.0V, at test circuit in Fig. 4			10	μΑ
	I <sub>DD4</sub>	HOLD mode, V <sub>DD</sub> =1.8 to 6.0V, at test circuit in Fig. 5			10	μΑ
Input capacitance	C <sub>IN</sub>	f=1MHz		5		pF
Output capacitance	COUT	f 4MI In output, high impodence		10		pF
Input/output capacitance	C <sub>IO</sub>	f=1MHz, output : high impedance		10		pF
	•		-			

(Note 1)  $f_{CFOSC}$ : Oscillatable frequency.







Fig. 7 Initial Reset Timing

#### CR OSC characteristic of LC6514B

Fig. 8 shows the CR OSC characteristic of the LC6514B. For the variation range of CR OSC frequency of the LC6514B, the following is guaranteed at external consatants of Cext=220pF, Rext=6.8k $\Omega$  only. The outgoing inspection is performed under this condition only.

$$600\text{kHz} \le f_{\text{CROSC}} \le 1220\text{kHz}$$
  $\left(\begin{array}{c} \text{Ta} = -30^{\circ}\text{C to } +70^{\circ}\text{C} \\ \text{V}_{\text{DD}} = 4 \text{ to } 6\text{V} \end{array}\right)$ 

If any other constants than specified above are used, the range of Rext=5k to  $50k\Omega$ , Cext=100p to 300pF must be observed. (See Fig. 8.)



Note 1. The OSC frequency at  $V_{DD}$ =5V, Ta=25°C must be 800KHz or less.

Note 2. The OSC frequency at  $V_{DD}$ =4 to 6V, Ta=-30 to +70°C must be within the operation clock frequency range (222KHz to 1290 kHz).

yielded (tosc: OSC stabilized time)

### Proper Cares in using the IC

[Digit drive signal-used key scan]

When key-scanning with the FLT digit drive signal in Fig. 9 and inputting the return signal to port A, the following must be observed.

- (a) Estimate voltage drop  $(V_{ON})$  in the output transistor using the current flowing in an FLT used and the V-1 characteristic of the output port of the LC6514B.
- (b) Estimate voltage drop  $(V_{SW})$  in the switch circuit.
- (c) Check to see that  $(V_{ON} + V_{SW})$  meets the  $V_{IH}/V_{IL}$  requirement of the input port.





Fig. 9 Sample Key Scan Application

For the key scan application in Fig. 9, make the program considering the deley in the external circuit and the input delay shown below.



N: Number of instruction cycles existing between instruction (OP, SPB, RPB) used to output data to output port and insutruction (IP, BP, BNP) used to input data from input port. (Number of instruction cycles to be programmed according to the length of t<sub>DL</sub>, t<sub>DH</sub>)

t<sub>DL</sub>, t<sub>DH</sub>: Delay in external circuit from output port to input port.

When the IP instruction is used to input the return signal as shown in Fig. 10, the input delay must be considered and three instructions are placed between the IP instruction and the crossing of input port waveform and  $V_{IL1}$  or  $V_{IL2}$ ,  $VI_{H1}$  or  $V_{IH2}$ , respectively.

Some instructions must be placed additionally according to the length of delay  $(t_{DL}, t_{DH})$  in the external circuit after the digit drive signal is delivered with the execution of the OP instruction (a) and c).

## <Notes for Standby Fuction Application>

### [Proper cares in using standby function]

The LC6514B provides the standby function called HALT, HOLD mode to minimize the current drain when the program is in the wait state. The standby function is controlled by the HALT instruction, the HOLD pin, RES pin. A peripheral circuit and program must be so designed as to provide precise control of the standby function. In most applications where the standby function is performed, voltage regulation, instantaneous break of power, and external noise are not negligible. When designing an application circuit and program, whether or not to take some measures must be considered according to the extent to which these factors are allowed.

This section mainly describes power failure backup for which the satndby function is mostly used. A sample application circuit where the standby function is performed precisely is shown below and notes for circuit design and program design are also given below. When using the standby function, the application circuit shown below must be used and the notes must be also fully observed. If any other method than shown in this section is applied it is necessary to fully check the environmental conditions such as power failure and the actual operation of an application equipment.

#### [Sample application and notes]

When using the HOLD mode, an appliacation circuit and program must be designed with the following in mind.


- (1) The supply voltage at the standby state must not be less than specified.
- (2) Input timing of each control signal (HOLD, RES port A, INT, etc.) at the standby initiate/release state.
- (3) Release operation must not be overlapped at the time of execution of the HALT instruction.

A sample application where the standby function is used for power failure backup is shown below as a concrete method to observe these notes. A sample application circuit, its operation, and notes for program design are given below.

- 1. Sample application where the standby function is used for power failure backup.

  Power failure backup is an application where power failure of the main power source is detected by the HOLD pin, etc. to cause the HOLD mode to be entered so that the current drain is minimized and a backup capacitor is used to retain the contents of the internal registers even during power failure.
- 1-1. Sample application circuit (CF OSC)


Fig. 11 shows a CF OSC-applied circuit, where the standby function is used for power failure backup.



### 1-2. Operating waveform

The operating waveform in the sample application circuit in Fig. 11 is shown below. The mode is roughly divided as follows.

- (1) Initial application of power
- Instantaneous break
- Return from backup mode



- 1-3. Operation of sample application circuit
- (1) At the time of initial application of power

A reset occurs and the execution of the program starts at address 000H of the program counter (PC).

- At the time of instantaneous break
  - (1) At the time of very short instantaneous break
    - The execution of the program continues.
  - (2) At the time of instantaneous break being a little longer than (1)
    - (When the  $\overline{RES}$  input voltage meets  $V_{IL}$  and  $\overline{HOLD}$  input voltage does not meet  $V_{IL}$ )

A reset occurs during the execution of the program and the execution of the program starts at address 000H of the program counter (PC).

Since the HOLD request signal is not applied to the HOLD pin, the HOLD mode is not entered.

- (3) At the time of long instantaneous break (When both of the RES input voltage and HOLD input voltage meet  $V_{II}$ )
  - The HOLD request signal is applied to the HOLD pin and the HOLD mode is entered.

When V+ rises after instantaneous break, a reset occurs to release the HOLD mode and the execution of the program starts at address 000H of the program counter (PC).

3 At the time of return from backup voltage

A reset occurs and the execution of the program starts at address 000H of the program counter (PC).

#### 1-4. Notes for circuit design

(1) How to fix C3, R6, C2, R2

Fix closed loop (A) discharge time constants C3, R6 and  $\overline{HOLD}$  pin charge time constants C2, R2 so that closed loop (A) fully discharges before the  $\overline{HOLD}$  input voltage gets lower than  $V_{IL}$  at the time of instantaneous break and the  $\overline{RES}$  input voltage is sure to get lower than  $V_{IL}$  (a reset occurs) when V+ rises after instantaneous break where the  $\overline{HOLD}$  input voltage gets lower than  $V_{IL}$ .

(2) How to fix C3, R7

Fix  $\overline{RES}$  pin charge time constats C3, R7 so that when power is applied initially or the HOLD mode is released the CF OSC oscillates normally and the  $\overline{RES}$  input voltage exceeds  $V_{IH}$  and the program starts running.

(3) How to fix R4. R5

Fix Tr bias constants R4, R5 so that when V+ rises after instantaneous break the  $\overline{RES}$  input voltage gets lower than  $V_{IL}$  (brought to L-level) befor the  $\overline{HOLD}$  input voltage exceeds  $V_{IH}$  (brought to H-level)

(4) How to fix C2, R3

Fix  $\overline{HOLD}$  pin charge time constants C2, R3 so that when the HOLD mode is released from the backup mode the  $\overline{HOLD}$  input voltage does not exceed  $V_{IH}$  (not brought to H-level) until the RES input voltage gets lower than  $V_{II}$  (brought to L-level).


Fix C3, R7 and C2, R3 so that the time interval from the moment the  $\overline{HOLD}$  input voltage exceeds  $V_{IH}$  until the  $\overline{RES}$  input voltage exceeds  $V_{IH}$  is longer than the CF OSC stabilizing time.

When the load is heavy or the polling interval is long
Since C1 discharges largely, increase the capacity of C1 or separate B detection from V+ and use a power supply or signal that rises faster than V+.

#### 1-5. Notes for software design

When the HOLD request signal is detected, the HALT instruction is executed immediately. A concrete example is shown below.

- (1) An interrupt is inhibited before polling the HOLD request pin (HOLD pin).
- 2) Polling of the HOLD pin and the HALT instruction are programmed consecutively.



#### **Application development tools**

Evaluation chip (LC6597), simulation chip (LC65PG97) and the dedicated equipment called "application development tools" are available to facilitate application development of the LC6514B.

#### • SDS-410 system

This is combination of floppy disk-provided CPU, CRT, and priter. This system enables application deveropment programs of microcomputers to be prepared (edited, assembled) very speedily and efficiently in assembly language. By connecting the EVA-410 to the CPU, programs can be debugged and assembled data can be written into the EPROM (using EPROM WRITER function contained in the EVA-410).


• EVA-410

This is an evaluation kit having EPROM WRITER function, function of parallel/serial data communication with external equipment (SDS-410, etc.). This kit enables application development programs to be corrected or debugged on the machine language level.

- EVA-TB3B
  - This is board which is connected with the EVA-410 to develop programs dedicated to the EC6514B.
- EVA-97-14B

Simulation chip (LC65PG97) is identical with the LC6510C in the 1/O port breakdown voltage and pin assignment. Since the LC6514B has high-voltage output ports and differs partially in the pin assignment, conversion board "EVA-97-14B" with high-voltage drivers is used to evaluate the LC6514B.

(Note) The threshold level of input port A of the LC6514B can be selected to be normal/low level by option. However, since port A of the EVA-TB3B, EVA-97-14B is of normal threshold input type, they cannot be used to evaluate the low threshold input version of the LC6514B.



# **APPENDIX LC6510 Series Instruction Set** (by Function)

Symbols Meaning M : Memory ZF: Zero flag AC: Accumulator M (DP): Memory addressed by DP ( ), [ ]: Contents

ACt: Accmulator bit t  $P(DP_L)$ : Input/output port addressed by DP<sub>L</sub> Transfer and direction

CF: Carry flag Program counter Addition PC: +: CTL: Control register STACK: Stack register Subtraction AND DP: Data pointer TM:Timer  $\wedge$ : Timer (internal) interrupt request flag ÓR E register TMF:  $\vee$ :

Exclusive OR-EXTF: External interrupt request flag At, Ha, La: Working resister

5		Marine		Instuction code				Status Stands Remarks		
tions		Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Bytes	Cycles	Function	Description	ffag affected∂	Remarks
	CLA	Clear AC	1 1 0 0	0000	1	1	AC←0	The AC contents are cleared.	ZF ,	<sup>‡</sup> *1
	CLC	Clear CF	1 1 1 0	0 0 0 1	1	1	CF←0	The CF is reset.	CF	
tions	STC	Set CF	1 1 1 1	0 0 0 1	1	1	CF←1	The CF is set	CF	
Accumulator manipulation instructions	CMA	Complement AC	1 1 1 0	1 0 1 1	1	1	AC←(AC)	The AC contents are complemented (zero.bits become 1), one bits become 0).	ŽF	
Ilpulation	INC	Increment AC	0 0 0 0	1 1 1 0	1	1	AC←(AC)+1	The AC contents are incremented +	ZF CF	
5	DEC	Decrement AC	0 0 0 0	1 1 1 1	1	1	AC←(AC)-1	The AC contents are decremented –	ZF CF	
	RAL	Rotate AC left through CF	0 0 0 0	0 0 0 1	1	1	AC <sub>0</sub> ←(CF), ACn+1← (ACn) CF←(AC <sub>3</sub> )	The AC contents are shifted left though the CF.	ZF CF	
3	TAE	Transfer AC to E	0 0 0 0	0 0 1 1	1	1	E←(AC)	The AC contents are transferred to		
	XAE	Exchange AC with E	0 0 0 0	1 1 0 1	1	1	AC↔(E)	The AC contents and the E contents are exchanged.		
	INM	Increment M	0 0 1 0	1 1 1 0	1	1,00	M (DP)←[M (DP)]+1	The M (DP) contents are incremented +1.	ZF CF	
instructions	DEM SMB bit	Decrement M Set M data bit	0 0 1 0	1 1 1 1 1 0 B <sub>1</sub> B <sub>0</sub>	1 /	1 40	M(DP)~[M(DP)]-1  M(DP,B <sub>1</sub> B <sub>0</sub> )←1	The M (DP) contents are decremented –1.  A single bit of the M (DP) specified	ZF CF	
struction	RMB bit	Reset M data bit	0 0 1 0	1 0 B <sub>1</sub> B <sub>0</sub>	3 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	M (DP) B <sub>1</sub> B <sub>0</sub> )←0.*	by B <sub>1</sub> , B <sub>0</sub> is set.  A single bit of the M (DP) specified	ZF	
.E				after pl	f			by B <sub>1</sub> , B <sub>0</sub> is set.		
_	AD	Add M to AC	0 1 1 0	0000	1		AG.≃(AC)+[M.(DP)]	The AC contents and the M (DP) contents are binary-added and the result is placed in the AC.	ZF CF	
	ADC	Add M to AC with CF	0010	/0,600	*9	1	AC←(AĆ)#[M (DP)]+ (CF)	The AC, CF, M (DP) contents are binary-added and the result is placed in the AC.	ZF CF	
	DAA	Decimal adjust AC in addition	1 1 1 0	0110	1	1	AC (AC)+6	6 is added to the AC contents.	ZF	
	DAS	Decimal adjust AC in subtraction	1,1,1,0	1010		1	,ÄC←(AC)+10	10 is added to the AC contents.	ZF	
	EXL	Exclusive or M to AC	1111	0.101	1	18	AC←(AC) ¥ [M (DP)]	The AC contents and the M (DP) contents are exelusive-ORed and the result is placed in the AC.	ZF	
nctions	AND	And M to AC	1 1 1 0	0111	No. of the state o	1	$AC \leftarrow (AC)_{\Lambda} [M (DP)]$	The AC contents and the M (DP) contents are ANDed and the result is placed in the AC.	ZF	
SOU HISH	OR	Or M to AC	1 1 1 0	0 1 0 1	<sub>3</sub> √ 1	1	AC←(AC) V [M (DP)]	The AC contents and the M (DP) contents are ORed and the result is placed in the AC.	ZF	
Operation/comparison instructions	CM	Compare AC with M	11111	1 0 1/1	1	1	[M (DP)]+ (AC)+1	The AC contents and the M (DP) contents are compared and the CF and ZF are set/reset.  Comparison result CF ZF [M(DP)] > (AC) 0 0 [M(DP)] = (AC) 1 1	ZF CF	
4	Ol data	Compare AC with immediate data	70 Ø 1 0 Ø 1 0 0	1 1 0 0 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	2	2	T <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> + (AC)+1	[M(DP)] < (AC) 1 0  The AC contents and immediate data   <sub>3</sub>   <sub>2</sub>   <sub>1</sub>   <sub>0</sub> are compared and the ZF and CF are set/reset.	ZF CF	
								Comparison result   CF   ZF		
	CLI data	Compare DP <sub>I</sub> with	0 0 1 0	1 1 0 0	2	2	(DP <sub>L</sub> )∀I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	The DPL contents and immediate	ZF	

Continued on next page.

# Continued from preceding page.

Instruc- tions		Mnemonic	Instuction		Bytes	Cycles	Function	Description	Status flag	Remarks
ti in	LI data	Load AC with	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	1	1	AC←I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Immediate data I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> is loaded in	affected ZF	*1
		immediate data						the AC.	21	
	S	Store AC to M	0000	0 0 1 0	1	1	M (DP)←AC	The AC contents are stored in the M(DP).		
	L	Load AC from M	0 0 1 0	0 0 0 1	1	1	AC←[M (DP)]	The M(DP) contents are loaded in the AC.	ZF	
	XM data	Exchange AC with M. then modify DP <sub>H</sub>	1 0 1 0	0 M <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	1	2	$(AC) \leftrightarrow [M (DP)]$ $DP_H \leftarrow (DP_H) \xrightarrow{V}$	The AC contents and the M(DP) contents	ŻΕ	The ZF is set/reset
Su		with immediate data					0 M <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	are modified with the contents of OPH)	No. of Street, or other Persons and the Street, or other Persons a	result of (DP <sub>H</sub> ) +- 0M <sub>2</sub> M <sub>1</sub> M <sub>0</sub> .
Load/store instructions	X	Exchange AC with M	1 0 1 0	0 0 0 0	1	2	(AC)↔[M (DP)]	0M <sub>2</sub> M <sub>1</sub> M <sub>0</sub> .  The AC contents and the M(DP)	ZF	The ZF is set/reset
e inst								contents are exchanged.	res	according to the DPH contents at the time of instruction
/stor										execution.
Loac	XI	Exchange AC with M. then increment	1 1 1 1	1 1 1 0	1	2	$(AC) \leftrightarrow [M (DP)]$ $DP_L \leftarrow (DP_L) +1$	The AC contents and the M(DP) contents are exchanged. Then, the DPL contents	ZF.	The ZF is set/reset according to the result of (DP <sub>L</sub> +1).
	XD	DPL Exchange AC with	1 1 1 1	1 1 1 1	1	2	(AC)↔[M (DP)]	are incremented 41.  The AC contents and the M(DP) contents	<i>Ž</i> F	The ZF is set/reset
		M. then decrement DPI					DP <sub>L</sub> ←(DP <sub>L</sub> ) –1	are exchanged. Then, the DPL contents are decremented -1.	<b>5</b> *	according to the result of (DP <sub>L</sub> -1).
	RTBL	Read table data from program ROM	0 1 1 0	0 0 1 1	1	2	AC, E←ROM (PCh, E, AC)	The contents of ROM addressed by the PC whose low order 8 bits are replaced		
		program KOW					(FCII, E, AG)	with the E and AC contents are loaded		
	LDZ data	Load DP <sub>H</sub> with Zero	1 0 0 0	l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	1	1	DP <sub>H</sub> ←0	in the AC and E.  The DP <sub>H</sub> and DP <sub>L</sub> are loaded with 0 and		
suo		and DPL with immediate data					DPL←I3 12 11 10	immediate data 13 12 11 lg respectively.		
tructi	LHI data	respectively  Load DP <sub>H</sub> with	0 1 0 0	l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	1	1	DPH*13 12 11 10	The DP <sub>H</sub> is loaded with immediate data		
n ins		immediate data						13 2 l <sub>1</sub> i <sub>0</sub> .		
ulatio	IND	Increment DPL	1 1 1 0	1 1 1 0	1	1	DP <sub>L</sub> ←(DP <sub>L</sub> )¥1	The DPL contents are incremented +1.	ZF	
nanip	DED TAL	Decrement DP <sub>L</sub> Transfer AC to DP <sub>I</sub>	1 1 1 0	1 1 1 1	1	1,000	DP <sub>L</sub> ←(DP <sub>L</sub> ) →	The DPL contents are incremented –1.  The AC contents are transferred to the	ZF	
Data pointer manipulation instructions		1			ji.	<i>J J J J J J J J J J</i>	DP <sub>L</sub> ←(AC)	DP <sub>L</sub> , f		
ta poi	TLA	Transfer DP <sub>L</sub> to AC	1 1 1 0	1 0 0 1	1,00	1	$AC \leftarrow (DP_L)$	The DP contents are transferred to the	ZF	
Dai	XAH	Exchange AC with DPH	0 0 1 0	0 0 1 1	1 1 N	1	(AC)↔(DPH)	The AC contents and the DP <sub>H</sub> contents are exchanged.		
tion	XAt XA0	Exchange AC with	4 4 4 0	t1 t0	1		( <b>AC</b> )⇔(A0)	The AC contents and the contents of		
ipulai	XA1	working register At	1110	101,000	1		(AC) ↔ (A1)	working register A0, A1, A2, or A3 specified by t1 t0 are exchanged.		
man	XA2 XA3		1 1 1 0 1 1 1 0	1 0 0 0 1 1 1 0 0	1	1 ~ 0 1	(AC)↔(A2) (AC)↔(A3)			
register manipulation	XHa XH0	Exchange DP <sub>H</sub> with working register Ha	11111	/ a_ 	1	1	(DP <sub>H</sub> )⇔(H0)	The DP <sub>H</sub> contents and the contents of working register H0 or H1 specified by a		
lg re	XH1 XLa	Exchange DP <sub>I</sub> with	1 1 1 1 1	/1:1¦0 0	1		(DP <sub>H</sub> )↔(H1)	are exchanged.  The DP <sub>I</sub> contents and the contents of		
Working	XL0 XL1	working register La	1 1 1 1 1	<u>a</u> ; 0¦0¦0 0 0⊧1¦0 0	1	1	(ĎP <sub>L</sub> )↔(L0) √(DP <sub>L</sub> )↔(L1)	working register L0 or L1 specified by a are exchanged.		
	SFB flag	Set flag bit	0/1/0 1	B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	1	1 200	Fn←1	A flag specified by B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> is set.		
intructions	RFB flag	Reset flag bit	0001	•B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	<u>}</u> 1	<b>A</b>	Fn←0	A flag specified by B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> is reset.	ZF	The flags are divided into 4
		1	/ 460		di	A Comment				groups of F0 to F3, F4 to F7, F8 to F11,
ulatic					a de la companya de	g de la companya della companya della companya de la companya della companya dell				F12 to F15. The ZF is set/reset
nanip				ea.	A Part of the last					according to the 4 bits including a
Flag manipulation		A F		4 /	B <sup>rok</sup>					single bit specified by immediate data B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> .
<u> </u>	JMP addr	Jamp in the current	0 1 1 0	1 P <sub>10</sub> P <sub>9</sub> P <sub>8</sub>	2	2	$PC \leftarrow PC_{11} (or \overline{PC_{11}})$	A jump to an address spesified by the		If the BANK and JMP instructions
		bank	P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>			P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	PC <sub>11</sub> (or PC <sub>11</sub> ) and immediate data P <sub>10</sub> to P <sub>0</sub> occurs.		are executed consecutively,
	JPEA 🎉	Jamp in the current	1111	<b>1</b> 1 0 1 0	1	1	PC <sub>7 to 0</sub> ←(E, AC)	A jump to an address spesified by the		PC <sub>11</sub> →PC <sub>11</sub>
	J. L. C	page modified by E and AC					- 7 10 0 (=, 10)	contents of the PC whose low-order 8bits are replaced with the E and AC contents		
l sı	A Salar		<i>A A A A A A A A A A</i>					occurs.		
uction	CZP addr	Calk subroutine in the zero page	1 0 1 1	P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	1	1	STACK←(PC) +1 PC <sub>11</sub> to 6 <sup>,</sup>	A subroutine in page 0 of bank 0 is called.		
instr	The state of the s		J j				PC <sub>1 to 0</sub> ←0 PC <sub>5 to 2</sub> ← P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>			
utine	CAL addr	Call subroutine in	1010	1 P <sub>10</sub> P <sub>9</sub> P <sub>8</sub>	2	2	$P_3P_2P_1P_0$ STACK $\leftarrow$ (PC) +2	A subroutine in bank 0 is called.		
Jump/subroutine instructions		the zero bank	P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	_	_	PC <sub>11 to 0</sub> ← 0P <sub>10</sub> P <sub>9</sub> P <sub>8</sub>			
ydwn	DT	Date of the second	0.4.1.0	0.01.0			P <sub>7</sub> P <sub>6</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	A seture from a set of		
=	RT	Return from subroutine	0 1 1 0	0 0 1 0	1	1	PC←(STACK)	A return from a subroutine occurs.		
	RTI	Return from interrrupt routine	0 0 1 0	0 0 1 0	1	1	PC←(STACK) CF ZF←CSF, ZSF	A return from an interrupt servicing routine occurs.	ZF CF	
	BANK	Change bank	1 1 1 1	1 1 0 1	1	1	$PC_{11} \leftarrow (\overline{PC_{11}})$	The bank is changed.		Effective only when used immediately
										before the JMP instruction.
										n nevt nege

Continued on next page.

# Continued from preceding page.

-on.	Magazia		Instuction code		Bytos C		- ·	B	Status	
Instruc- tions		Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Bytes	Cycles	Function	Description	flag affected	Remarks
	BAt addr	Branch on AC bit	0 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$PC_{7 \text{ to } 0} \leftarrow P_{7}P_{6}P_{5} \\ P_{4}P_{3}P_{2} \\ P_{1}P_{0}$ if ACt =1	If a single bit of the AC specified by immediate data $t_1t_0$ is 1, a branch to an address specified by immediate data $P_7$ to $P_0$ within the current page occurs.		Mnemonic is BA0 to BA3 according to the value of t.
	BNAt addr	Branch on no AC bit	0 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$PC_{7 \text{ to } 0} \leftarrow P_{7}P_{6}P_{5} \\ P_{4}P_{3}P_{2} \\ P_{1}P_{0}$ if ACt =0	If a single bit of the AC specified by immediate data t <sub>1</sub> t <sub>0</sub> is 0 a branch to an address specified by immediate data P <sub>7</sub> to P <sub>0</sub> within the current page occurs		Mnemonic is BNA0 to BNA3 according to the value of t.
	BMt addr	Branch on M bit	0 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$PC_{7 \text{ to } 0} \leftarrow P_{7}P_{6}P_{5} \\ P_{4}P_{3}P_{2} \\ P_{1}P_{0} \\ \text{if [M (DP, t_{1}t_{0})]=1}$	If a single bit of the M(DP) specified by immediate data tyto is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic is BM0 to BM3 according to the value of t.
	BNMt addr	Branch on no M bit	0 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$PC_{7 \text{ to } 0} \leftarrow P_{7}P_{6}P_{5}$ $P_{4}P_{3}P_{2}$ $P_{1}P_{0}$ if [M (DP, $t_{1}t_{0}$ )]=0	If a single bit of the M(DP) specified by immediate data t <sub>1</sub> t <sub>0</sub> is 0, a branch to an address specified by immediate data P <sub>7</sub> to P <sub>0</sub> within the current page occurs.	and and	Minemonic is BNM0 to BNM3 according to the value of t.
	BPt addr	Branch on Port bit	0 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC <sub>7</sub> to 0←P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if [P (DP <sub>L</sub> , t <sub>1</sub> t <sub>0</sub> )]=1	If a single bit of port P(DP) specified by infimediate data types is 1, a branch to an address specified by immediate data Py to Po within the current page occurs.		Mnemonic is BP0 to BP3 according to the value of t.
	BNPt addr	Branch on no Port bit	0 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC <sub>7</sub> to 0 ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P4P <sub>3</sub> P <sub>2</sub> P1F <sub>0</sub> if [P (DP <sub>L</sub> , t <sub>1</sub> )]=0	If a single bit of port P(DP <sub>L</sub> ) specified by immediate data 4 <sub>10</sub> is 0, a branch to an address specified by immediate data P <sub>7</sub> to P <sub>0</sub> within the current page occurs.		Mnemonic is BNP0 to BNP3 according to the value of t.
	BTM addr	Branch on timer	0 1 1 1 P7 <sup>P</sup> 6 <sup>P</sup> 5 <sup>P</sup> 4	1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC <sub>7 to 0</sub> ←P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if TMF =1 then TMF←0	If the TMF is 1, a branch to an address specified by inimediate data $P_7$ to $P_0$ within the current page occurs. The TMF is reset.	TMF	
ctions	BNTM addr	Branch on no timer	0 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC <sub>7</sub> /10 0←P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> PaP3P P1 P0 If TMF =0 then TMF←0	The TMF is 0, a branch to an address specified by immediate data P <sub>7</sub> to P <sub>0</sub> within the current page occurs. The TMF is reset.	TMF	
Branch instructions	BI addr	Branch on interrupt	0 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC <sub>7,t0</sub> ,0←P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> R <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if EXTF = 1 then XETF ⊕ 9	If the EXTF is 1, a branch to an address specified by immediate data P <sub>7</sub> to P <sub>0</sub> within the current page occurs. The EXTF is reset.	EXTF	
	BNI addr	Branch on no interrupt	0 0 1 1 P7P6P5P4	1 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to 0←F7P6P5 P4P3P2 P1P0 if EXTF =0 then*XETF←0	fifthe EXTF is 0, a branch to an address specified by immediate data P <sub>7</sub> to P <sub>0</sub> within the current page occurs. The EXTF is reset.	EXTF	
	BC addr	Branch on CF	0 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1,1 1 1 P3P2P1P0	2	2	PC <sub>7 to 0</sub> ←P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if CF ≠1	If the CF is 1, a branch to an address specified by immediate data P <sub>7</sub> to P <sub>0</sub> within the current page occurs.		
	BNC addr	Branch on no CF	0 0 1 1/ P7P6P5P4	7 1 1 1 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	*2	PC7 to 0←P7P6P5 P4P3P2 P1P0 if €F =0	If the CF is 0, a branch to an address specified by immediate data P <sub>7</sub> to P <sub>0</sub> within the current page occurs.		
	BZ addr	Branch on ZF	0/1/1/1 P7P6P5P4	1.1 1.0 P3P2P1P0	2	2 100	$PC_7 \text{ to } 0 \leftarrow P_7P_6P_5$ $P_4P_3P_2$ $P_1P_0$ if ZF =1	If the ZF is 1, a branch to an address specified by immediate data P <sub>7</sub> to P <sub>0</sub> within the current page occurs.		
	BNZ addr	Branch on no ZF	0 0 1 t P7P6P5P4	1 1 1 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$PC_{7 \text{ to } 0} \leftarrow P_{7}P_{6}P_{5}$ $P_{4}P_{3}P_{2}$ $P_{1}P_{0}$ if ZF =0	If the ZF is 0, a branch to an address specified by immediate data P <sub>7</sub> to P <sub>0</sub> within the current page occurs.		
	BFn addr	Branch on flag bit	1 1 0 1 P7P6P5P4	# <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> / P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	, 2	2	$\begin{array}{c} PC_{7 \text{ to } 0} \leftarrow P_{7}P_{6}P_{5} \\ P_{4}P_{3}P_{2} \\ P_{1}P_{0} \\ \text{if Fn =1} \end{array}$	If the flag bit of the 16 flags specified by immediate data $n_3 n_2 n_1 n_0$ is 1, a branch to an address specified by immediate data $P_7$ to $P_0$ within the current page occurs.		Mnemonic is BF0 to BF15 according to the value of n.
	BNFn addr	Branch on no flag bit	1:0 0 1 P7P6P5P4	ngnan <sub>1</sub> n <sub>0</sub> P3P2P1P0	2	2	$\begin{array}{c} \text{PC}_{7 \text{ to } 0} \leftarrow \text{P}_{7} \text{P}_{6} \text{P}_{5} \\ \text{P}_{4} \text{P}_{3} \text{P}_{2} \\ \text{P}_{1} \text{P}_{0} \\ \text{if Fn =0} \end{array}$	If the flag bit of the 16 flags specified by immediate data $n_3 n_2 n_1 n_0$ is 0, a branch to an address specified by immediate data $P_7$ to $P_0$ within the current page occurs.		Mnemonic is BNF0 to BNF15 according to the value of n.
	IP A	Input port to AC	0 0 0 0	1 1 0 0	1	1	$AC \leftarrow [P(DP_L)]$	The contnts of port P (DP <sub>L</sub> ) are inputted to the AC.	ZF	
rctions	ÔP.	Output AC to port	0110	0 0 0 1	1	1	P(DP <sub>L</sub> )← AC	The AC contnts are outputted to port P (DPL).		
ıt instru	SPB bit	Set port bit	0000	0 1 B <sub>1</sub> B <sub>0</sub>	1	2	P(DP <sub>L</sub> , B <sub>1</sub> B <sub>0</sub> )←1	Immediate data B <sub>1</sub> B <sub>0</sub> -specified one bit in poirt P(DP <sub>L</sub> ) is set		Mnemonic is BNF0 to BNF15 according to the value of n.
Input/output instructions	RPB bit	Reset port, bit	0010	0 1 B <sub>1</sub> B <sub>0</sub>	1	2	P(DP <sub>L</sub> , B <sub>1</sub> B <sub>0</sub> )←0	Immediate data $B_1B_0$ -specified one bit in point $P(DP_L)$ is reset	ZF	When this instruction is executed, the E register contents are destroyed.

Continued on next page.

Continued from preceding page.

ruc	Mnemonic -		Instuction code				Formation .	Doccrintion	Status	
Instr			D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Bytes Cycle		Function	Description	flag affected	Remarks
	SCTL bit	Set control register bit (S)	0 0 1 0 1 0 0 0	1 1 0 0 B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	2	$ \begin{array}{c} CTL \leftarrow (CTL) \ V \\ B_3 B_2 B_1 B_0 \end{array} $	Immediate data B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> -specified bits in the control register are set.		
tions	RCTL bit	Reset control register bit (S)	0 0 1 0 1 0 0 1	1 1 0 0 B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	2	CTL←(CTL) ^ B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	Immediate data B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> -specified bits in the control register are reset.	ZF	
instruction	WTTM	Write timmer	1 1 1 1	1 0 0 1	1	1	TM←(E), (AC) TMF←0	The E and AC contents are loaded in the timer. The TMF is reset.	TMF	
)ther i	HALT	Halt	1 1 1 1	0 1 1 0	1	1	Halt	The standby mode is entered.	State of the same	his rate
	NOP	No operation	0000	0 0 0 0	1	1	No operation	No operation is performed, but 12 machine cycle is consumed.	95	

\*1 If the L1 instruction or CLA instruction is used consecutively in such a manner as LI, LI, LI, ----, or CLA, CLA, CLA, ----, the first LI instruction or CLA instruction only is effective and the following LF instructions or CLA instructions are changed to the NOP instructions.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co. Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2001. Specifications and information herein are subject to change without notice.