

LC58E68

4-bit Microcontroller with Built-in EPROM and LCD Drivers

Overview

The LC58E68 is a 4-bit microcontroller with built-in 16 Kbytes of EPROM, 1 Kbit of RAM and LCD drivers. It can perform most of the functions of the LC586X series single-chip microcontroller, making it ideal for prototyping systems based on these devices.

The LC58E68 features an additional 224 bytes of EPROM containing the configuration option data. Configuration options include input and output configurations and osillator selection. Input configuration are LOW-level hold transistor, HIGH-level hold transistor and no hold transistor enabled, and pull-up and pull-down input transistors. Output configuration options are LCD driver and CMOS, p-channel open-drain and n-channel open-drain general-purpose outputs. The osillator options are ceramic filter, crystal, and both ceramic filter and crystal.


The LC58E68's UV-erasable EPROM can be reprogrammed using a general-purpose PROM programmer and an adapter board.

The LC58E68 operates from a 3 or 5 V supply and is available in 80-pin QIPs.

Features


- Compatible with the LC586X series mask ROM devices
- 16-Kbyte program EPROM
- 224-byte configuration EPROM
- 1-Kbit RAM
- LCD drivers
- 3 or 5 V supply
- 80-pin QIP

Pin Assignment



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Block Diagram



Pin Function

Number	Name	Function						
1	COM2	LOD and the state of the state						
2	COM1	LCD common outputs						
3	CUP1							
4	CUP2	LCD drive bias circuit capacitor connections						
5	RES	ctive-HIGH reset input						
6	INT/ OE	Multiplexed interrupt request (INT) and EPROM output enable (OE) input						
7	SO1/A08							
8	SO2/A09	M 15 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						
9	SO3/A10	Multiplexed 4-bit input/output port SO (SO1 to SO4), serial port (SO to SO3) and EPROM address inputs (AO8 to A11)						
10	SO4/A11							
11	A1/A12							
12	A2/A13							
13	A3/A14	Multiplexed 4-bit input/output port A (A1 to A4), EPROM address inputs (A12 to A14) and chip enable input (CE)						
	A4/CE							
14								
15	P1/D4							
16	P2/D5	Multiplexed 4-bit input/output port P (P1 to P4) and EPROM data bus lines (D4 to D7)						
17	P3/D6							
18	P4/D7							
19	XTOUT	Crystal oscillator connections						
20	XTIN	, and the second						
21	V _{DD} 2	LCD drive bias supply capacitor connection						
22	V _{DD} 1							
23	V _{SS}	Ground						
24	V _{DD}	Voltage supply						
25	CFIN	Ceramic filter oscillator connections						
26	CFOUT	OCIAITIC IIICI OSCIIIACI OCITICOLOTIS						
27	S1/A00							
28	S2/A01	Multiplayed 4 bit input part 5 (54 to 54) and EDDOM address inputs (400 to 402)						
29	S3/A02	Multiplexed 4-bit input port S (S1 to S4) and EPROM address inputs (A00 to A03)						
30	S4/A03							
31	K1/D0							
32	K2/D1	Multiple data in the section of the						
33	K3/D2	Multiplexed 4-bit input/output port K (K1 to K4) and EPROM data bus lines (D0 to D3)						
34	K4/D3							
35	M1/A04							
36	M2/A05	Multiplexed 4-bit input/output port M (M1 to M4), EPROM address inputs (A04 to A07) and timer 1 and 2 external						
37	M3/A06	clock inputs (M3 and M4)						
38	M4/A07							
39	N1							
40	N2							
41	N3	Multiplexed 4-bit, open drain output port N (N1 to N4) and alarm signal output (N4)						
42	N4							
43	TST/VPP	Multiplexed test input (TST) and EPROM V _{PP} supply (VPP)						
44 to 78	SEG1 to SEG35	LCD segment drivers or general-purose outputs						
79	COM4	<u> </u>						
80	COM3	LCD common outputs						
	COIVIS							

Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD} max		-0.3 to +6.0	V
LCD supply voltage 1	V _{DD1}		–0.3 to V _{DD}	V
LCD supply voltage 2	V _{DD2}		–0.3 to V _{DD}	V
XTIN and CFIN input voltage range	V _{I1}		0 to maximum generated voltage	V
Ports S, K, P, SO and A, and RES, INT and TST input voltage range	V _{I2}		–0.3 to V _{DD} + 0.3	V
XTOUT and CFOUT output voltage range	V _{O1}		0 to maximum generated voltage	V
Ports K, P, SO and A, and CUP1, CUP2, SEG1 to SEG 35 and COM1 to COM4 output voltage range	V _{O2}		−0.3 to V _{DD} + 0.3	V
Ports N open-drain output voltage range	V _{O3}		-0.3 to +13	V
Ports N output current range	I _{O1}		-10 to +15	mA
Ports K, P, M, SO and A output current range	I _{O2}		-5 to +5	mA
Ports K, P, M, SO, A and N, and SEG1 to SEG 35 total output current range	ΣIO		-70 to +70	mA
Allowable power dissipation	Pd max		500	mW
Operating temperature	Topr		10 to 40	°C
Storage temperature	Tstg		−55 to +125	°C

Allowable Operating Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range with LCD disabled	V _{DD}	See note 1	2.8 to 5.5	V
Supply voltage range with static bias	V _{DD}	See note 1	2.8 to 5.5	V
Supply voltage range with 1/2-bias	V _{DD}	See note 2	2.8 to 5.5	V
Supply voltage range with 1/3-bias	V _{DD}	See note 3	2.8 to 5.5	V
Minimum data retention voltage	V _{DR}	See note 4	2.8 to V _{DD}	٧

- 1. $V_{DD1}=V_{DD2}=V_{DD}$ 2. $V_{DD1}=V_{DD2}\approx 1/2\times V_{DD}$ 3. $V_{DD1}\approx 2/3\times V_{DD}$, $V_{DD2}\approx 1/3\times V_{DD}$ 4. Oscillator and all internal circuits halted

Electrical Characteristics at Ta = 25°C, V_{DD} =2.8 to 3.2V

Parameter	Symbol	Conditions		Ratings		
Farameter	,		min	typ	max	Unit
LCD supply voltage 1	V	V _{DD} =3V, C1=C2=0.1μF, 1/2-bias, f _{xtal} =32.768kHz. See figure 2.		1.5		V
LCD supply voltage 1	V _{DD1}	V _{DD} =3V, C1=C2=0.1μF, 1/3-bias, f _{xtal} =32.768kHz. See figure 3.		1.0		V
LCD supply voltage 2	V_{DD2}	V _{DD} =3V, C1=C2=0.1μF, 1/3-bias, f _{xtal} =32.768kHz. See figure 3.		2.0		V
		V_{DD} =3V, f _{xtal} =32kHz, C _g =20pF, Z _c =25k Ω , halt mode, 1/3-bias. See figure 4.		5		
Supply current		V_{DD} =3V, f_{Xtal} =38 or 65 kHz, C_g =10pF, Z_c =25k Ω , halt mode, 1/3-bias. See figure 4.		10		μA
Зарру ситет	IDD	V _{DD} =3V, f _{cer} =400kHz, C _{cg} =C _{cd} =330pF, halt mode. See figure 5.		150		μΑ
		V _{DD} =3V, f _{cer} =1MHz, C _{cg} =C _{cd} =100pF, halt mode. See figure 6.		200		
Supply leakage current	I_{DD}	V _{DD} =3V, standby mode. See figure 1.		1		μΑ
Ports S, K, P, M, SO and A, and INT input low-level voltage	V _{IL1}		0		0.3V _{DD}	V
Ports S, K, P, M, SO and A, and INT input high-level voltage	V _{IH1}		0.7V _{DD}		V _{DD}	V

Continued from preceding page

Continued from preceding page					Ratings		
Parameter	Symbol	Condi	tions	min	typ	max	Unit
RES and CFIN input low-level voltage	V_{IL2}			0		0.25V _{DD}	>
RES and CFIN input high-level voltage	V_{IH2}			0.75V _{DD}		V_{DD}	V
Ports K, P, M, SO and A output low-level voltage	V _{OL2}	I _{OL} =400μA			0.2	0.5	٧
Ports K, P, M, SO and A output high-level voltage	V _{OH1}	I _{OH} =-400μA		V _{DD} -0.5	V _{DD} -0.2		V
Ports S, K, M, SO and A, and INT input leakage current	l _{leak1}	V _{DD} =3V	V _I =V _{SS}	-1		1	μΑ
Port N output low-level voltage	V _{OL1}	I _{OL} =10mA				0.5	V
Port N output leakage current	I _{leak2}	V _{OH} =10.5V				1	μΑ
SEG1 to SEG35 CMOS output low-level voltage	V _{OL3}	I _{OL} =100μA				0.5	V
SEG1 to SEG35 CMOS output high-level voltage	V _{OH2}	I _{OH} =-100μA		V _{DD} -0.5			V
SEG1 to SEG35 p-channel output high-level voltage	V _{OH3}	I _{OH} =-100μA		V _{DD} -0.5			V
SEG1 to SEG35 p-channel output leakage current	I _{leak3}	V _{OL} =0V				1	μΑ
SEG1 to SEG35 n-channel output low-level voltage	V _{OL4}	I _{OL} =100μA				0.5	٧
SEG1 to SEG35 n-channel output leakage current	I _{leak4}	V _{OH} =V _{DD}	·			1	μA
Static-bias SEG1 to SEG35 output low-level voltage	V _{OL5}	I _{OL} =20μA				0.2	>
Static-bias SEG1 to SEG35 output high-level voltage	V _{OH4}	I _{OH} =-20μA		V _{DD} -0.2			V
Static-bias COM1 output low-level voltage	V _{OL6}	I _{OL} =100μA				0.2	V
Static-bias COM1 output high-level voltage	V _{OH5}	I _{OH} =-100μA		V _{DD} -0.2			V
1/2-bias SEG1 to SEG35 output low-level voltage	V _{OL7}	I _{OL} =20µA				0.2	V
1/2-bias SEG1 to SEG35 output high-level voltage	V _{OH6}	I _{OH} =-20μA		V _{DD} -0.2			V
1/2-bias COM1 to COM4 output low-level voltage	V _{OL8}	I _{OL} =100μA				0.2	V
1/2-bias COM1 to COM4 output mid-level voltage	V _{OM1}	I _{OL} =100μA or I _{OH} =-1	00μΑ	(V _{DD} /2) -0.2		(V _{DD} /2) +0.2	V
1/2-bias COM1 to COM4 output high-level voltage	V _{OH7}	I _{OH} =-100μA		V _{DD} -0.2			V
1/3-bias SEG1 to SEG35 output low-level voltage	V _{OL9}	I _{OL} =20μA				0.2	٧
1/3-bias SEG1 to SEG35 output mid-level	\/a	I _{OL} =20μA or I _{OH} =-20	μΑ	(V _{DD} /3) -0.2		(V _{DD} /3) +0.2	V
voltage	V _{OM2}	I _{OL} =20μA or I _{OH} =-20	μΑ	(2/3V _{DD}) -0.2		(2/3V _{DD}) +0.2	٧
1/3-bias SEG1 to SEG35 output high-level voltage	V _{OH8}	I _{OH} =-20μA		V _{DD} -0.2			٧
1/3-bias COM1 to COM4 output low-level voltage	V _{OL10}	I _{OL} =100μA				0.2	٧
1/3-bias COM1 to COM4 output mid-level	Va	I _{OL} =100μA or I _{OH} =-1	00μΑ	(V _{DD} /3) -0.2		(V _{DD} /3) +0.2	V
voltage	V _{OM3}	I _{OL} =100μA or I _{OH} =-1	00μΑ	(2/3V _{DD}) -0.2		(2/3V _{DD}) +0.2	٧
1/3-bias COM1 to COM4 output high-level voltage	V _{OH9}	I _{OH} =-100μA		V _{DD} -0.2			>
Ports S, K, P, M, SO and A low-level hold transistor input resistance	R _{IL1}	V _I =0.2V _{DD}		60	300	1200	kΩ
Ports S, K, P, M, SO and A high-level hold transistor input resistance	R _{IH1}	V _I =0.8V _{DD}		60	300	1200	kΩ
Ports S, K, P, M, SO and A pull-up transistor input resistance	R _{PU1}	V _I =V _{SS}		30	150	500	kΩ
Ports S, K, P, M, SO and A pull-down transistor input resistance	R _{PD1}	V _I =V _{DD}		30	150	500	kΩ
INT low-level hold transistor input resistance	R _{IL2}	V _I =0.2V _{DD}		60	300	1200	kΩ
INT high-level hold transistor input resistance	R _{IH2}	V _I =0.8V _{DD}		60	300	1200	kΩ
				_			

Continued from preceding page

Parameter	Cumbal	Conditions	Ratings			Unit
Farameter	Symbol Conditions		min	typ	max	Offic
INT pull-up transistor resistance	R _{PU2}	V _I =V _{SS}	300	1500	5000	kΩ
INT pull-down transistor resistance	R _{PD2}	$V_{I}=V_{DD}$	300	1500	5000	kΩ
TST pull-down transistor resistance	R _{PD3}	$V_I = V_{DD}$	20	70	300	kΩ
XTOUT oscillation compensating capacitance	C _d	V _{DD} =3V		20		pF
		32 kHz range	32		33	
Crystal oscillator operating frequency	f _{xtal}	38 kHz range	37		39	kHz
		65 kHz range	60		70	
Ceramic filter oscillator operating frequency	f _{cer}		190		1200	kHz
Serial interface clock frequency	f _{ser}	Rise/fall time ≤ 10µs	0		200	kHz

Electrical Characteristics at $Ta=25^{\circ}C,\,V_{DD}\!\!=\!\!4.5$ to 5.5V

Parameter	Symbol Conditions -			Ratings		Unit	
raidilletei	Symbol	Cond	IIIUIIS	min	typ	max	Utill
LCD supply voltage 1	V _{DD1}	V _{DD} =5V, C1=C2=0.1 _k f _{xtal} =32.768kHz. See	figure 2.		2.5		V
LOD Supply Voltage 1	¥DD1	V _{DD} =5V, C1=C2=0.1µ f _{xtal} =32.768kHz. See	figure 3.		1.67		·
LCD supply voltage 2	V _{DD2}	V _{DD} =5V, C1=C2=0.1µ f _{xtal} =32.768kHz. See			3.33		V
		V _{DD} =5V, f _{xtal} =32kHz halt mode, 1/3-bias. S	, C_g =20pF, Z_c =25k Ω , ee figure 4.		20		
		V_{DD} =5V, f_{xtal} =38 or 6 Z_c =25k Ω , halt mode,	65 kHz, C _g =10pF, 1/3-bias. See figure 4.		30		
Cumply ourroad		V _{DD} =5V, f _{cer} =400kHz halt mode. See figure	z, C _{cg} =C _{cd} =330pF, 5.		400		
Supply current	IDD	V _{DD} =5V, f _{cer} =1MHz, halt mode. See figure	C _{cg} =C _{cd} =100pF, 6.		450		μA
		V _{DD} =5V, f _{cer} =2MHz, halt mode. See figure	C _{cg} =C _{cd} =33pF, 6.		500		
		V _{DD} =5V, f _{cer} =4MHz, halt mode. See figure	C _{cg} =C _{cd} =33pF, 6.		700		
Supply leakage current	I _{DD}	V _{DD} =5.5V, standby m	ode. See figure 1.		1		μΑ
Ports S, K, P, M, SO and A, and INT input low-level voltage	V _{IL1}			0		0.3V _{DD}	V
Ports S, K, P, M, SO and A, and INT input high-level voltage	V _{IH1}			0.7V _{DD}		V _{DD}	V
RES and CFIN input low-level voltage	V _{IL2}			0		0.25V _{DD}	V
RES and CFIN input high-level voltage	V _{IH2}			0.75V _{DD}		V _{DD}	V
Ports K, P, M, SO and A output low-level voltage	V _{OL2}	I _{OL} =2mA			0.2	0.5	V
Ports K, P, M, SO and A output high-level voltage	V _{OH1}	I _{OH} =-1mA		V _{DD} -0.5	V _{DD} -0.2		V
Ports S, K, M, SO and A, and INT input leakage	l	\/ F F \/	V _I =V _{SS}	-1			μA
current	lleak1	V _{DD} =5.5V	V _I =V _{DD}			1	μΑ
Port N LOW-level output voltage	V _{OL1}	I _{OL} =10mA				0.5	V
Port N output leakage current	I _{leak2}	V _{OH} =10.5V				1	μΑ
SEG1 to SEG35 CMOS output low-level voltage	V _{OL3}	I _{OL} =250μA				0.5	V
SEG1 to SEG35 CMOS output high-level voltage	V _{OH2}	I _{OH} =-250μA		V _{DD} -0.5			V
SEG1 to SEG35 p-channel output high-level voltage	V _{OH3}	I _{OH} =-250μA		V _{DD} -0.5			V
SEG1 to SEG35 p-channel output leakage current	I _{leak3}	V _{OL} =0V				1	μA
SEG1 to SEG35 n-channel output low-level voltage	V _{OL4}	I _{OL} =250μA				0.5	V
SEG1 to SEG35 n-channel output leakage current	I _{leak4}	V _{OH} =V _{DD}				1	μA

Continued from preceding page

Parameter	meter Symbol Conditions		Ratings			
	Symbol	Conditions	min	typ	max	Unit
Static-bias SEG1 to SEG35 output-low-level voltage	V _{OL5}	I _{OL} =20μA			0.2	٧
Static-bias SEG1 to SEG35 output high-level voltage	V _{OH4}	I _{OH} =-20μA	V _{DD} -0.2			V
Static-bias COM1 output low-level voltage	V _{OL6}	I _{OL} =200μA			0.2	V
Static-bias COM1 output high-level voltage	V _{OH5}	I _{OH} =-200μA	V _{DD} -0.2			V
1/2-bias SEG1 to SEG35 output low-level voltage	V _{OL7}	I _{OL} =20μA			0.2	V
1/2-bias SEG1 to SEG35 output high-level voltage	V _{OH6}	I _{OH} =-20μA	V _{DD} -0.2			٧
1/2-bias COM1 to COM4 output low-level voltage	V _{OL8}	I _{OL} =200μA			0.2	٧
1/2-bias COM1 to COM4 output mid-level voltage	V _{OM1}	I _{OL} =200μA or I _{OH} =-200μA	(V _{DD} /2) -0.2		(V _{DD} /2) +0.2	٧
1/2-bias COM1 to COM4 output high-level voltage	V _{OH7}	I _{OH} =-200μA	V _{DD} -0.2			V
1/3-bias SEG1 to SEG35 output low-level voltage	V _{OL9}	I _{OL} =20μA			0.2	٧
1/3-bias SEG1 to SEG35 output mid-level	.,	I _{OL} =20μA or I _{OH} =-20μA	(V _{DD} /3) -0.2		(V _{DD} /3) +0.2	٧
voltage	V _{OM2}	I _{OL} =20μA or I _{OH} =-20μA	(2/3V _{DD}) -0.2		(2/3V _{DD}) +0.2	٧
1/3-bias SEG1 to SEG35 output high-level voltage	V _{OH8}	I _{OH} =-20μA	V _{DD} -0.2			٧
1/3-bias COM1 to COM4 output low-level voltage	V _{OL10}	I _{OL} =200μA			0.2	٧
1/3-bias COM1 to COM4 output mid-level	.,	I _{OL} =200μA or I _{OH} =-200μA	(V _{DD} /3) -0.2		(V _{DD} /3) +0.2	٧
voltage	V _{OM3}	I _{OL} =200μA or I _{OH} =-200μA	(2/3V _{DD}) -0.2		(2/3V _{DD}) +0.2	٧
1/3-bias COM1 to COM4 output high-level voltage	V _{OH9}	I _{OH} =-200μA	V _{DD} -0.2			٧
Ports S, K, P, M, SO and A low-level hold transistor input resistance	R _{IL1}	V _I =0.2V _{DD}	30	120	500	kΩ
Ports S, K, P, M, SO and A high-level hold transistor input resistance	R _{IH1}	V _I =0.8V _{DD}	30	120	500	kΩ
Ports S, K, P, M, SO and A pull-up transistor input resistance	R _{PU1}	V _I =V _{SS}	10	50	200	kΩ
Ports S, K, P, M, SO and A pull-down transistor input resistance	R _{PD1}	$V_{I}=V_{DD}$	10	50	200	kΩ
INT low-level hold transistor input resistance	R _{IL2}	V _I =0.2V _{DD}	30	120	500	kΩ
INT high-level hold transistor input resistance	R _{IH2}	V _I =0.8V _{DD}	30	120	500	kΩ
INT pull-up transistor resistance	R _{PU2}	V _I =V _{SS}	100	500	2000	kΩ
INT pull-down transistor resistance	R _{PD2}	V _I =V _{DD}	100	500	2000	kΩ
TST pull-down transistor resistance	R _{PD3}	$V_I = V_{DD}$	20	70	300	kΩ
XTOUT oscillation compensating capacitance	C _d	V _{DD} =5V		20		pF
		32 kHz range	32		33	
Crystal oscillator operating frequency	f _{xtal}	38 kHz range	37		39	kHz
		65 kHz range	60		70	
Ceramic filter oscillator operating frequency	f _{cer}		190		1200	kHz
Serial interface clock frequency	f _{ser}	Rise/fall time ≤ 10µs	0		200	kHz

Measurement Circuits

The following conditions apply to figure 1.

- Standby mode
- Port S input resistors enable
- I/O ports in output mode, all outputs HIGH
- INT open and internal input transistors enabled
- External pull-down resistor connected to RES.
- Current flow through components connected to LCD ports is not included.
- $f_{xtal} = 32 \text{ to } 65 \text{ kHz}$
- $f_{cer} = 200 \text{ kHz to 4 MHz}$

The flowing conditions apply to figures 2 and 3.

- $f_{xtal} = 32 \text{ kHz}$
- $C1 = C2 = C3 = 0.1 \mu F$
- LCD ports are open.
- $f_{cer} = 200 \text{ kHz to } 4 \text{ MHz}$




Figure 1. Supply leakage measurement




Figure 2. Supply voltage measurement 1




Figure 3. Output voltage measurement 2




Figure 4. Supply current measurement 1

Notes

- 1. Ceramic filter oscillator stopped
- 2. $f_{xtal} = 32$, 38 or 65kHz




Figure 5. Supply current measurement 2




Figure 6. Supply current measurement 3

Note

Crystal oscillator stopped

Pin Functions

			Fund			
COM1	are shown in the ta		mon driver outputs. T	he active outputs ar	nd frame frquency fo	or each duty cycle
	Duty cycly	COM1	COM2	СОМЗ	COM4	Frame Frequency (Hz)
COM2	Static	~	-	-	_	32
	1/2	~		_	_	32
COM3	1/3	~	~	~	_	42.7
	1/4	~	~	~	~	32
COM4	Note \$\phi_0=32.768 kHz\$					1
CUP1	CUP1 and CUP2 are	parts of the LCD-dri	ve voltage divider cire	cuit. When using 1/2	- or 1/3-bias, conne	ect a bipolar capac
CUP2	between these pins, o	therwise leave them	open.	J		
RES	RES pulsewidths grea	ter than 200 μs rese	et the microcontroller	RES requires an ex	xternal input resisto	r.
INT/OE	INT functions as the o	utput enable input v	when the EPROM is a	addressed.		
SO1/A08						
SO2/A09	Port SO functions as a					
SO3/A10	as the serial data outp software.	ut and SO3 as the s	serial data clock inpu	t or output. Clock di	rection and polarity	are detemined by
SO4/A11						
A1/A12						
A2/A13						
A3/A14	Port A functions as ad	dress bus inputs an	d the chip enable inp	ut when the EPRON	M is addressed.	
A4/CE						
P1/D4						
F 1/D4						
P2/D5	Port P functions as da	ta bus lines when th	ne EPROM is addres	sed.		
P2/D5 P3/D6	Port P functions as da	ta bus lines when th	ne EPROM is addres	sed.		
P2/D5 P3/D6 P4/D7					46	
P2/D5 P3/D6	Port P functions as da XTIN and XTOUT fuct The crystal frequency	ion as the crystal os	scillator connections,	otherwise they are I		
P2/D5 P3/D6 P4/D7 XTIN	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func	ion as the crystal os is configuration opti tion as LCD drive bi	scillator connections, on. The oscillator hal	otherwise they are I ts after a HOLD inst	ruction.	
P2/D5 P3/D6 P4/D7 XTIN XTOUT	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as	ion as the crystal os is configuration opti tion as LCD drive bi	scillator connections, on. The oscillator hal	otherwise they are I ts after a HOLD instonnections. For each	ruction. h bias drive,	-bias
P2/D5 P3/D6 P4/D7 XTIN	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as	ion as the crystal os is configuration opti tion as LCD drive bi shown below.	scillator connections, on. The oscillator hal ias circuit capacitor c	otherwise they are I ts after a HOLD instonnections. For each	ruction. h bias drive,	-bias
P2/D5 P3/D6 P4/D7 XTIN XTOUT	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as Static	ion as the crystal os is configuration opti tion as LCD drive bi shown below.	scillator connections, on. The oscillator hal ias circuit capacitor c	otherwise they are I ts after a HOLD instonnections. For each	ruction. h bias drive,	bias
P2/D5 P3/D6 P4/D7 XTIN XTOUT	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as Static VDD VDD1 VDD2 VSS	ion as the crystal os is configuration opti	scillator connections, on. The oscillator half is circuit capacitor of the control of the contro	otherwise they are I ts after a HOLD instrumental connections. For each	vodion. 1/3 VDD VDD1 VDD2 VSS	======================================
P2/D5 P3/D6 P4/D7 XTIN XTOUT VDD1	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as Static VDD VDD1 VDD2	ion as the crystal os is configuration opti	scillator connections, on. The oscillator half is circuit capacitor of the control of the contro	otherwise they are I ts after a HOLD instrumental connections. For each	vodion. 1/3 VDD VDD1 VDD2 VSS	======================================
P2/D5 P3/D6 P4/D7 XTIN XTOUT VDD1 VDD2 CFIN	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as Static VDD VDD1 VDD2 VSS CFIN and CFOUT func	ion as the crystal os is configuration opti	scillator connections, on. The oscillator half is circuit capacitor of the control of the contro	otherwise they are I ts after a HOLD instrumental connections. For each	vodion. 1/3 VDD VDD1 VDD2 VSS	======================================
P2/D5 P3/D6 P4/D7 XTIN XTOUT VDD1 VDD2 CFIN CFOUT	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as Static VDD VDD1 VDD2 VSS CFIN and CFOUT func or SLOW instruction.	ion as the crystal os is configuration opticion as LCD drive bishown below.	vDD vDD1 vDD2 vSs	otherwise they are I ts after a HOLD instrumentations. For each	vDD1 vDD2 vss	or halts after a HO
P2/D5 P3/D6 P4/D7 XTIN XTOUT VDD1 VDD2 CFIN CFOUT S1/A00	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as Static VDD VDD1 VDD2 VSS CFIN and CFOUT func	ion as the crystal os is configuration opti ion as LCD drive bi shown below.	vDD vDD1 vDD2 vSs cilleter connections, or	otherwise they are I ts after a HOLD instrumentations. For each place of the property of the p	ruction. h bias drive, 1/3 VDD VDD1 VDD2 VSS t open. The oscillates have internal key-	or halts after a HO
P2/D5 P3/D6 P4/D7 XTIN XTOUT VDD1 VDD2 CFIN CFOUT S1/A00 S2/A01	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as Static VDD VDD1 VDD2 VSS CFIN and CFOUT func or SLOW instruction.	ion as the crystal os is configuration opti ion as LCD drive bi shown below.	vDD vDD1 vDD2 vSs cilleter connections, or	otherwise they are I ts after a HOLD instrumentations. For each place of the property of the p	ruction. h bias drive, 1/3 VDD VDD1 VDD2 VSS t open. The oscillates have internal key-	or halts after a HC
P2/D5 P3/D6 P4/D7 XTIN XTOUT VDD1 VDD2 CFIN CFOUT S1/A00 S2/A01 S3/A02	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as Static VDD VDD1 VDD2 VSS CFIN and CFOUT func or SLOW instruction.	ion as the crystal os is configuration opti ion as LCD drive bi shown below.	vDD vDD1 vDD2 vSs cilleter connections, or	otherwise they are I ts after a HOLD instrumentations. For each place of the property of the p	ruction. h bias drive, 1/3 VDD VDD1 VDD2 VSS t open. The oscillates have internal key-	or halts after a HO
P2/D5 P3/D6 P4/D7 XTIN XTOUT VDD1 VDD2 CFIN CFOUT S1/A00 S2/A01 S3/A02 S4/A03	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as Static VDD VDD1 VDD2 VSS CFIN and CFOUT func or SLOW instruction. Port S functions as ad 1.95 or 7.8 ms (at \$\phi\$ 0.50	ion as the crystal os is configuration opti ion as LCD drive bi shown below. bias ction as the ceramic dress bus inputs whereaction as the ceramic dress bus inputs whereaction described by the configuration of the ceramic dress bus inputs whereaction as the ceramic dress bus inputs whereaction described by the configuration of the ceramic dress bus inputs whereaction described by the ceramic dress	vDD vDD1 vDD2 vSs cilleter connections, or one the EPROM is actioned and the connections of the connection of the connec	otherwise they are I ts after a HOLD instrumentations. For each place of the properties of the propert	vDD vDD1 vDD2 vss t open. The oscillates have internal key-	or halts after a HO
P2/D5 P3/D6 P4/D7 XTIN XTOUT VDD1 VDD2 CFIN CFOUT S1/A00 S2/A01 S3/A02 S4/A03 K1/D0	XTIN and XTOUT fuct The crystal frequency VDD1 and VDD2 func connect these pins as Static VDD VDD1 VDD2 VSS CFIN and CFOUT func or SLOW instruction.	ion as the crystal os is configuration opticion as LCD drive bishown below. bias c bias tion as the ceramic dress bus inputs whealta bus lines when the control of the c	vDD vDD1 vDD2 vss cilleter connections, of the the EPROM is addressed to the EPROM is addressed	otherwise they are I ts after a HOLD instrumentations. For each place of the properties of the propert	vDD vDD1 vDD2 vss t open. The oscillates have internal key-	or halts after a HO

Continued from preceding page

Name	Function
M1/A04	
M2/A05	Port M functions as address bus inputs when the EPROM is addressed. M3 also functions as timer 1, and M4 as timer 2
M3/A06	external clock inputs when the timers are in mode 3. The minimum external clock period is double the cycle time.
M4/A07	
N1	
N2	NA functions so the 4-2 or 4 kHz (at the 22.700 kHz) clarge signal autout (when the NA autout latch is LOW)
N3	N4 functions as the 1, 2, or 4 kHz (at φ ₀ =32.768 kHz) alarm signal output (when the N4 output latch is LOW).
N4	
TST/VPP	TST functions as the VPP input when the EPROM is addressed. It is normally connected to ground.
SEG1 to SEG35	SEG1 to SEG35 function as LCD segment drivers or general-purpose outputs. The function of individual outputs are set as configuration options.

Configuration Options

Oscillator

The oscillator options are ceramic filter, crystal, and both ceramic filter and crystal. When the crystal oscillator is used, the oscillator frequency options are 32, 38 or 65 kHz. The ceramic filter and crystal oscillator options are shown in figures 7 and 8, respectively.




Figure 7. Ceramic filter oscillator




Figure 8. Crystal oscillator

Input Ports

Ports S, K, P, SO and A input options are hold transistor and input transistor configurations as shown in figure 9. The hold transistor options are LOW-level hold transistor, HIGH-level hold transistor and no hold transistor enabled, The input options are pull-up and pull-down transistors enabled.




Figure 9. Ports S, K, P, SO and A input circuit

Note: Cofiguration data determines switch settings.

Outputs

SEG1 to SEG35

The SEG1 to SEG35 options are LCD driver or general-purpose outputs, LCD driver bias and duty configiration, general-purpose output configuration and output latch state in STOP mode. The LCD driver and general-purpose output function selection is hard coded in the PLA and, therefore, cannot be selected by software.

The LCD driver bias and duty configuration is set for all LCD drivers. The configuration options are follows.

- Static
- 1/2-bias and 1/2-duty
- 1/2-bias and 1/3-duty
- 1/2-bias and 1/4-duty
- 1/3-bias and 1/3-duty
- 1/3-bias and 1/4-duty

The general-purpose output configuration is set for individual outputs. The options are CMOS, p-channel opendrain and n-channel open-drain. The p-channel and n-channel output equivalent circuits are shown in figures 10 and 11, respectively.




Figure 10. p-channel output



Figure 11. n-channel output

The output latch state of all LCD drivers and generalpurpose outputs can be reset in standby mode. The options are reset and no change.

Port N

Port N outputs are n-channel open-drain as shown in figure 12.




Figure 12. Ports N open-drain outputs

Serial Data Clock

The SO3 clock divider ratio options are 1/1, 1/2 and 1/4.

Interrupt Request

The interrupt request input options are hold transistor, input transistor and interrupt request trigger configurations. The input hold transistor and input transistor options are the same as for the port inputs. The interrupt request trigger options are rising-edge and falling-edge triggering.

Design Information

Development Process

The LC5860 series software development tools, EC5868.EXE software and a general-purpose PROM programmer with a W58E68Q adapter board are re-

quired for LC58E68 program development. The development flowchart is shown in figure 13.




Figure 13. Development flowchart

LC586X series software development tools

These tools are used on an MS-DOS computer to create programs and option data. See the LC586X series development tools manual for further infomation.

EC5868.EXE

This program combines an LC586X series program with the configuration option data generated by the option

data software and converts the result to LC58E68 EPROM downloading format as shown in figure 14.




Figure 14. Conversion to EPROM format

For example, to convert the ROMSAMP.HXE program file and the PLASAMP.HEX option data file into the

EP-SAMP.HEX download-format file, enter one of the following commands at the command line:

A:>EC5868 ROMSAMP.HEX PLASAMP.HEX EP-SAMP.HEX

or

 $A:>\!\!EC5868\;B:\!ROMSAMP.HEX\;B:\!PLASAMP.HEX\;C:\!EP\!-\!SAMP.HEX\; \bot$

or

A:>EC5868↓

A: ROM PROGRAM NAME: **B:ROMSAMP.HEX** ↓
A: PLA PROGRAM NAME: **B:PLASAMP.HEX** ↓
A: EP ROM WRITE NAME: **B:EP-SAMP.HEX** ↓

A program completion message is output at the end of conversion.

If an error occurs, the program will issue one of the following error messagees.

- Error ON filename.HEX, FILE NOT FOUND
 The file filename.HEX was not found or the file name was incorrect.
- Error ON, MAKE LC5864H, 63H, 62H The ROM data and option data are not consistent. The cross assembler and option data software used should be for the same device.
- Error ON filename.HEX, EOF NOT DETECTED

 The file filename.HEX does not have a record end marker or the file is corrupted.
- Error ON filename.HEX, ILLEGAL CHARACTER
 The file filename.HEX contains a non-hexadecimal character.
- Error ON filename.HEX, ADDRESS OVER
 An address in the file filename.HEX exceeds the address limit.
- Error ON filename.HEX, ILLEGAL FILE HDR. The file filename.HEX does not have the correct LC586X series header or there is an error in the hex file.
- Error ON command line input, INVALID NUMBER OF PARAMETERS
- The number of parameters entered on the command line is incorrect.
- Error ON ILLEGAL, MASK OPTION DATA The mask option data is incorrect.

PROM programmer and W58E68Q adapter board

Programming the LC58E68 requires a general-purpose PROM programmer and a W58E68Q adapter board.

Note that the programmer provided with the EVA-520 and EVA-850 development tools cannot be used. Set the programmer for a 256 Kbyte PROM, $V_{\rm p-p}$ =21V and program addresses 0000H to 40FFH.

The W58E68Q adapter board, shown in figure 15, is placed in the PROM programmer socket and the LC58E68 to be programmed, in the W58E68Q adapter.




Figure 15. W58E68Q adapter board

Affix an opaque seal to the window of the programmed LC58E68 when not programming the EPROM.

Erasing the EPROM

The EPROM data can be erased with a standard UV EPROM eraser.

Soldering

Do not use the solder-dip process for soldering the LC58E68.

Reset Timing

The reset state is released following a HIGH-to-LOW transition on RES. Configuration options and the segment output control PLA are initialized during the next 256 clock cycles. The program counter is then reset and

program execution begins. Configuration options are invalid and segment outputs are held at V_{SS} from when RES goes HIGH until the options are initialized.

Ordering Information

Typically, a mask ROM LC586X series device is ordered after a system has been prototyped with the LC58E68. However, a programmed LC58E68 or an LC58E68-format hex file cannot be used to specify the mask ROM device.

When ordering, provide three EPROMs each containing the mask ROM program generated using a standard assembler and another three EPROMs each containing the option data generated using the option specification tool. A comparison of LC58E68 characteristics with those of LC586X series mask ROM devices is shown in tables 1 and 2.

Table 1. Electrical characteristics comparison

Parameter	Symbol	Conditions	LC58E68	LC586X series	Unit
Operating temperature	Topr		10 to 40	-30 to 70	°C
Supply voltage	V _{DD}		2.8 to 5.5	2.0 to 6.0	V
		V _{DD} =3V, f _{xtal} =32 kHz	5	4	
	I _{DD}	V _{DD} =5V, f _{xtal} =32 kHz	20	15	
Typical halt-mode supply current		V _{DD} =5V, f _{cer} =400 kHz	400	400	μΑ
		V _{DD} =5V, f _{cer} =2 MHz	500	500	
		V _{DD} =5V, f _{cer} =4 MHz	700	700	

Table 2. Configuration comparison

Parameter	LC58E68	LC586X devices
LCD segment and common outputs during reset	Segment outputs are CMOS and are held at V _{SS} . Common outputs are n-channel and open-drain.	Static operation
Segment output state after reset	Not displayed	Displayed or not displayed
Oscillator circuit type	Ceramic filter, crystal, or ceramic filter and crystal	Ceramic filter, crystal, ceramic filter and crystal, RC circuit, RC circuit and crystal, external oscillator or external oscillator and crystal
Crystal frequency	32, 38 or 65 kHz (65 kHz during reset)	32, 38 or 65 kHz
RES reset input	Active-HIGH	Active-LOW, active-LOW with pull-up, active-HIGH or active-HIGH with pull-up
Port N outputs	Open-drain	Open-drain or CMOS
LCD drive type	Static, 1/2-bias and 1/2-duty, 1/2-bias and 1/3-duty, 1/2-bias and 1/4-duty, 1/3-bias and 1/3-duty or 1/3-bias and 1/4-duty (See note 1.)	Static, 1/2-bias and 1/2-duty, 1/2-bias and 1/3-duty, 1/2-bias and 1/4-duty, 1/3-bias and 1/3-duty, 1/3-bias and 1/4-duty or unused
'Strobe No.' range	00H to 1EH (See note 2.)	00H to 1EH

Notes

- 1. Configure as static drive if not used.
- 2. Strobe numbers 00 to 1EH can be used in applications that use a 2 MHz ceramic resonator. Strobe numbers 0E, 0F and 1EH cannot be used in applications that use a 4 MHz ceramic resonator.

The LC586X series devices, including the LC58E68, are shown in table 3.

Table 3. LC586X series devices

Device	ROM capacity (kbytes)	RAM capacity (bits)	Package type	
LC5862H	4	256 × 4	QIP80	
LC5863H	6	256 × 4	QIP80	
LC5864H	8	256 × 4	QIP80	
LC5866H	12	256 × 4	QIP80	
LC5868H	16	256 × 4	QIP80	
LC58E68	16(EPROM)	256 × 4	QFC80	

Table 4. Recommended ceramic resonators for LC5862H/63H/64H/66H/68H mask ROMs

Table 11 Recommended Certain February 101 Economic 101 Ec								
	Manufacturer							
Resonator frequency	Murata			Kyocera				
	Part number	C _{cg} (pF)	C _{cd} (pF)	Part number	C _{cg} (pF)	C _{cd} (pF)		
400 kHz	CSB400P	330	330	KBR-400B	330	330		
800 kHz	CSB800J	220	220	KBR-800H	100	100		
1 MHz	CSB1000J	220	220	KBR-1000H	100	100		
2 MHz	CSA2.00MG CST2.00MG	33	33	KBR-2.0MS	33	33		
4 MHz	CSA4.00MG CST4.00MG	33	33	KBR-4.0MS	33	33		

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2001. Specifications and information herein are subject to change without notice.