

# Single-Chip 4-Bit Microprocessors with LCD Driver, 2 Kb RAM, and 8, 12, or 16 KB ROM on chip

## **Preliminary**

#### Overview

The LC587004, LC587006 and LC587008 are 80-pin low-voltage CMOS 4-bit microprocessors that include LCD drivers, 2 Kb RAM and 8, 12, or 16 KB ROM on chip. These microprocessors correspond to the earlier LC5870 series with the 256 by 4-bit on-chip RAM expanded to a 512 by 4-bit capacity.

## **Applications**

- System control and LCD display in CD players, cameras and radio tuners
- System control and LCD display in miniature test equipment and consumer health care products
- These microprocessors are optimal for products that include LCD displays and, in particular, battery operated products.
- · Remote controllers for VCRs and audio equipment

#### **Functions**

- Program ROM: 8064 × 16 bits (LC587008), 6144 × 16 bits (LC587006) and 4096 × 16 bits (LC587004)
- RAM:  $512 \times 4$  bits on chip
- All instructions execute in a single cycle
- Cycle time and operating voltage ranges
  - 2 μs cycle time:  $V_{DD} = 2.8$  to 6.0 V 10 μs cycle time:  $V_{DD} = 2.2$  to 6.0 V 122 μs cycle time:  $V_{DD} = 2.0$  to 6.0 V
- Rich set of HALT/HOLD mode clearing and interrupt functions
  - Eight HALT mode clearing functions
  - Seven HOLD mode clearing functions
  - Seven interrupt functions (all of which can be used as external interrupts)
  - Subroutines can be nested up to eight levels (including interrupt handling)
  - Built-in watchdog timer function

- Powerful hardware for improved processing capacity
  - Built-in segment PLA and segment decoder: LCD panel segments can be handled with no software processing of the LCD driver outputs. Also, the LCD drive pins can be switched to function as output ports.
  - Built-in 8-bit synchronous serial I/O circuit
  - One 8-bit programmable timer (that can be used as an event counter)
  - One 8-bit programmable reload timer (that can be used to generate a remote control carrier signal)
  - The whole RAM area can be used as working area (by using the RAM bank register)
  - Built-in RAM data pointer
  - Built-in clock oscillator and 15-bit divider (also used to generate the LCD alternating frequency)
- - C-MOS type: Up to 35 pinsP-channel type: Up to 35 pins
  - N-channel type: Up to 35 pins
- These microprocessors allow the use of an oscillator appropriate to the application system specifications.
  - Crystal oscillator: 32 kHz, 65 kHz or 38 kHz (for the time base, system clock or LCD alternating frequency)
  - Ceramic oscillator: 400 kHz to 4 Mhz (for the system clock and the timers and serial counter)
  - RC oscillator: 200 kHz to 1 MHz (for the system clock and the timers and serial counter)
  - External clock (for the system clock and the timers and serial counter)

## **Features**

• These microprocessors are the top end of the LC5870 series and have the following features.

Faster cycle times

- Cycle time: 2  $\mu$ s for  $V_{DD}$  between 4.5 and 6.0 V
- Cycle time:  $10~\mu s$  for  $V_{DD}$  between 2.2 and 6.0 V Low power dissipation HALT mode (typical) Continuous operation (typical)
- Ceramic filter (CF) 4 MHz (5.0 V) 600 μA 1.7 mA (cycle time = 2 μs)
- Crystal oscillator 32 kHz (3.0 V, CF stopped) 4.0  $\mu$ A 20  $\mu$ A (cycle time = 122  $\mu$ s)

Improved timer functions

- One 8-bit programmable timer (that can be used as an event counter)
- One 8-bit programmable reload timer (that can be used to generate a remote control carrier signal)
- Time base timer (for use as a clock)
- Watchdog timer

Improved standby functions

- Clock standby function (HALT mode), software switching between low speed mode (low current) and high speed mode
- Full standby mode (HOLD mode)
- HALT and HOLD modes can be cleared by external interrupt pins, input ports (up to nine pins) and serial I/O interrupts


Improved I/O functions

- External interrupt pins
- Up to 9 input and I/O pins that can clear HALT and HOLD modes
- Up to 24 input ports with built-in software controllable input resistors (either pull-up or pulldown specified as mask options)
- Up to 25 input port pins with a built-in floating prevention circuit
- LCD driver: four common pins and 35 segment pins
- General-purpose I/O ports: 20 pins (of which 12 are p-channel open drain and 4 are n-channel open drain)
- General-purpose inputs: five pins
- General-purpose outputs (type 1): four pins (LED direct drive pins, one internal alarm signal output pin and one carrier output pin)
- General-purpose outputs (type 2): 35 pins (when all 35 LCD segment port pins are switched over to function as general-purpose outputs)
- Eight-bit serial I/O port: one set (three pins: input, output and clock)
- Delivery formats: QFP80 (QIP80) and chip

## **Package Dimensions**


unit: mm

#### 3044B-QFP80A



## **Pad Layout**

Chip size:  $5.12 \text{ mm} \times 5.29 \text{ mm}$ Pad size:  $120 \, \mu m \times 120 \, \mu m$ Chip thickness: 480 µm (chip products)



## Pin Assignments/Pad Names and Coordinates

Pin	Pad	C	mbol	Coord	linates	Pin	Pad	Symbol	Coord	dinates	Pin	Pad	C	mbol	Coord	dinates
No.	No.	Syl	nboi	Χμm	Yµm	No.	No.	Symbol	Χμm	Υμm	No.	No.	Symbol		Χμm	Yµm
24	1	$V_{DD}$		2234	-2319	52	29	Seg 9	155	2449	78	57	Seg 35		-2362	-824
25	2	CFIN		2234	-1883	53	30	Seg 10	-24	2449	79	58	COM4		-2362	-1139
26	3	CFOUT	-	2234	-1701	54	31	Seg 11	-204	2449	80	59	СОМЗ		-2362	-1564
27	4	S1 -		2234	-1458	55	32	Seg 12	-384	2449	1	60	COM2		-2362	-2319
28	5	S2	Input	2234	-1212	56	33	Seg 13	-564	2449	2	61	COM1		-1912	-2319
29	6	S3	port	2234	-915	57	34	Seg 14	-744	2449	3	62	CUP1		-1730	-2319
30	7	S4 -		2234	-669	58	35	Seg 15	-923	2449	4	63	CUP2		-1549	-2319
31	8	K1 -		2234	-284	59	36	Seg 16	-1103	2449	5	64	RES		-1327	-2319
32	9	K2	1/0	2234	-101	60	37	Seg 17	-1283	2449	6	65	INT		-1145	-2319
33	10	K3	I/O port	2234	81	61	38	Seg 18	-1463	2449	7	66	SO1 -	1	-963	-2319
34	11	K4 -		2234	264	62	39	Seg 19	-1643	2449	8	67	SO2	I/O port,	-780	-2319
35	12	M1 -		2234	448	—	40	Test	-1821	2449	9	68	SO3	SIO port	-597	-2319
36	13	M2	1/0	2234	631	—	41	Test	-2001	2449	10	69	SO4 -	J	-414	-2319
37	14	М3	I/O port	2234	814	63	42	Seg 20	-2362	2449	11	70	A1 —	1	-231	-2319
38	15	M4 -		2234	997	64	43	Seg 21	-2362	2248	12	71	A2	1/0 2021	-48	-2319
39	16	N1 —		2234	1352	65	44	Seg 22	-2362	1649	13	72	A3	I/O port	134	-2319
40	17	N2	Output	2234	1624	66	45	Seg 23	-2362	1468	14	73	A4 —	J	317	-2319
41	18	N3	port	2234	1895	67	46	Seg 24	-2362	1288	15	74	P1 -	1	504	-2319
42	19	N4 -		2234	2173	68	47	Seg 25	-2362	1107	16	75	P2	1/0 2024	687	-2319
43	20	TST		1958	2449	69	48	Seg 26	-2362	799	17	76	P3	I/O port	870	-2319
44	21	Seg 1		1732	2449	70	49	Seg 27	-2362	618	18	77	P4 —	J	1053	-2319
45	22	Seg 2		1506	2449	71	50	Seg 28	-2362	438	19	78	XTOUT	•	1279	-2319
46	23	Seg 3		1280	2449	72	51	Seg 29	-2362	257	20	79	XTIN		1462	-2319
47	24	Seg 4		1054	2449	73	52	Seg 30	-2362	77	21	80	$V_{DD}^2$		1685	-2319
48	25	Seg 5		874	2449	74	53	Seg 31	-2362	-103	22	81	$V_{DD}1$		1868	-2319
49	26	Seg 6		694	2449	75	54	Seg 32	-2362	-283	23	82	V <sub>SS</sub>		2050	-2319
50	27	Seg 7		514	2449	76	55	Seg 33	-2362	-464						
51	28	Seg 8		335	2449	77	56	Seg 34	-2362	-664						


Note: 1. Pin numbers are for QIP80 package products.

- 2. Connect the test pins (TST) to V<sub>SS</sub>.
  3. Pad numbers 40 and 41 must be left open in the chip specification product.
- 4. Do not use dip-soldering techniques to mount the QIP80 package versions.
  5. For chip products either connect the substrate to V<sub>SS</sub> or leave it open.

## System Block Diagram

PC:

Program counter



## System Block Diagram for the LC587008, LC587006 and LC587004

RAM:	Data memory	IR:	Instruction register
ROM:	Program memory	STS1:	Status register 1
DP:	Data pointer register	STS2:	Status register 2
BNK:	Bank register	STS3:	Status register 3
APG:	RAM page flags	STS4:	Status register 4
AC:	Accumulator	STS5:	Status register 5
ALU:	Arithmetic and logic unit	PLA:	Segment data and strobe programmable logic
B:	B register		array
OPG:	ROM page flag	WAIT.C:	Waiting time counter

## **Pin Functions**

Pin	I/O	QIP-80 Pin No.	Function	Option	At reset
V <sub>DD</sub> V <sub>SS</sub>		24 23	Power supply		
V <sub>DD</sub> 1 V <sub>DD</sub> 2		22 21	NON 1/1bias 1/2bias 1/3bias  VDD VDD1 VDD2 VSS		
CUP1 CUP2	_	3 4	Switching pin used to supply the LCD drive voltage to the V <sub>DD</sub> 1 and V <sub>DD</sub> 2 pins  • Connect a nonpolarized capacitor between CUP1 and CUP2 when 1/2 or 1/3 bias is used.  • Leave open when a bias other than 1/2 or 1/3 is used.		
CFIN	Input	25	System clock oscillator connections  Ceramic resonator connection (CF specifications)  RC component connection (RC specifications)  Component connection (RC specifications)	CF specifications     RC specifications     External	
CFOUT	Output	26	External signal input pin (CFOUT is left open)     This oscillator is stopped by the execution of a STOP or SLOW instruction.	specifications • Not used	
XTIN	Input	20	Reference calculation (clock specifications, LCD alternating frequency), system clock oscillator  • 32 kHz crystal resonator connection	32k specifications     65k specifications     38k specifications	
XTOUT	Output	19	65 kHz crystal resonator connection     This oscillator is stopped by the execution of a STOP instruction.	Not used	
S1 S2 S3 S4	Input	27 28 29 30	Input-only ports Input pins used to read data into RAM Built-in 7.8 ms and 1.95 ms chatter rejection circuits Built-in pull-up/pull-down resistors Note: The 7.8 ms and 1.95 ms times are the times when Ø0 is 32.768 kHz.	Transistors to hold a low or high level Selection of either pull-up or pull-down resistors	The pull-up or pull-down resistors are on.     Note: These pins go to the floating state when reset is cleared.
K1 K2 K3 K4	I/O	31 32 33 34	I/O ports  • Input pins used to read data into RAM  • Output pins used to output data from RAM  • Built-in 7.8 ms and 1.95 ms input-mode chatter rejection circuits. The selection of 7.8 or 1.95 ms is linked to that for the S ports. Note: The 7.8 ms and 1.95 ms times are the times when Ø0 is 32.768 kHz.	Transistors to hold a low or high level Selection of either pull-up or pull-down resistors	The pull-up or pull-down resistors are on.  Note: These pins go to the floating state when reset is cleared. Input mode Output latch data is set high.
M1 M2 M3 M4	I/O	35 36 37 38	I/O ports Input pins used to read data into RAM Output pins used to output data from RAM M4 is used as the external clock input pin in TM2 mode 3. The minimum period for the external clock is twice the cycle time. Built-in pull-up/pull-down resistors	The same as K1 to K4	The same as K1 to K4
A1 A2 A3 A4	I/O	11 12 13 14	I/O ports Input pins used to read data into RAM Output pins used to output data from RAM Built-in pull-up/pull-down resistors	The same as K1 to K4	The same as K1 to K4
P1 P2 P3 P4	I/O	15 16 17 18	I/O ports Function: The same as pins A1 to A4	The same as K1 to K4	The same as K1 to K4


## Continued from preceding page.

Pin	I/O	QIP-80 Pin No.	Function	Option	At reset
SO1 SO2 SO3 SO4	I/O	7 8 9 10	I/O ports Function: The same as for pins A1 to A4 Pins SO1 to SO3 area also used for the serial interface.  • Use of these pins in serial mode can be selected under program control.  • Pin functions: SO1: Serial input pin SO2: Serial output pin SO3: Serial clock pin The serial clock pin can be switched between internal and external, and between rising edge output and falling edge output.	Transistors to hold a low or high level Selection of either pull-up or pull-down resistors Internal serial clock divisor selection I 1/1 II 1/2 III 1/4	The same as for K1 to K4
N1 N2 N3 N4	Output	39 40 41 42	Output-only ports  Output pins used to output data from RAM  An alarm signal can be output from pin N4. (Note that this is only when the N4 output latch is low.)  An alarm signal modulated at 1, 2 or 4 kHz can be output. (These frequencies are output when Ø0 is 32.768 kHz.)  A carrier signal can be output from N3. (Note that this is only when the N3 output latch is low.)	Pins N1 to N4 output circuit type: I CMOS II N-channel open drain Pins N1 to N4 output level I High level II Low level	The output levels on pins N1 to N4 can be specified as an option.
INT	Input	6	Input ports  • External interrupt request inputs  • Input pins used to read data into RAM  • Input detection can be performed on either rising or falling edges.  • Built-in pull-up/pull-down resistors	Transistors to hold a low or high level Selection of either pull-up or pull-down resistors Signal conversion (rising/falling) selection	
RES	Input	5	LSI internal reset input  • The reset input level can be selected to be either high or low.  • Built-in pull-up/pull-down resistors  • Note: The reset pulse must be at least 500 µs.	* Only when the input resistor open specification is selected	
TST	Input	43	Test input  • QIP80 products: Connect to V <sub>SS</sub> .  • Chip products: Leave open or connect to V <sub>SS</sub> .		
Seg1, Seg2 to Seg35	Output	44, 45 to 78	LCD panel drive/general-purpose output  LCD panel drive I STATIC II 1/2 bias = 1/2 duty III 1/2 bias = 1/3 duty IV 1/2 bias = 1/4 duty V 1/3 bias = 1/4 duty VI 1/3 bias = 1/4 duty Types I to V can be specified as mask options.  General-purpose output mode I CMOS II P-channel open drain III N-channel open drain Types I to III can be specified as mask options.  LCD/general-purpose output control is handled by the segment PLA, and thus program control is not required.  These pins support output latch control on reset and in standby states when the oscillators are stopped.  Arbitrary combinations of LCD drive and general-purpose outputs can be used.	LCD driver/ general-purpose output switching     LCD drive type switching     STATIC     1/2 bias – 1/2 duty     1/2 bias – 1/3 duty     1/3 bias – 1/4 duty     1/3 bias – 1/4 duty     1/3 bias – 1/4 duty     Ceneral-purpose output circuit switching     CMOS     P-channel open drain     N-channel open drain     Output latch control in standby modes	LCD drive     All segments on     All segments off     Determined by mask options     General purpose outputs     High level     Low level     Determined by mask options Note: When a combination of LCD drive and general-purpose outputs, the output state is either:     All lithigh level     All off/low level.     These pins go to the static drive mode during the reset period.


Pin	I/O	QIP-80 Pin No.			Function	Option	At reset		
			The table belo	for alternating	these pins are	•	ing on the duty pecification of		The static drive waveform is output during the reset period. * There are cases
COM1		2		Static duty	1/2 duty	1/3 duty	1/4 duty		where the
COM2	Output	1 80	COM1	0	0	0	0		alternating
COM3	Output		80	COM2	×	$\circ$			
COM4		79	COM3	×	×				the CF, RC and
			COM4	×	×	×			external clock
			Alternation frequency	22 47 22 42 74 22 42 74 22 42		32 Hz		specifications. (These cases differ	
			Note: A cross	(X) indicates	that the pin is		depending on option specifications.)		


## **Sample Application Circuit**

LCD: 1/2 bias - 1/4 duty




## **Oscillator Circuit Options**







#### **Crystal Oscillator Circuit Options**




## **Input Port Options**




#### **INT Pins**




#### **RES Pin**




#### Pins N1 to N4



## Fifteen-Stage Divider Overflow Time



## **K Input Port Options**



#### **Mask Option Overview**

- 1. Port resistor selection (ports S, K, P, M, A and SO)
  - Pull-up resistor specification
  - Pull-down resistor specification
- 2. S port high or low level hold transistors
  - · Level hold transistors used
  - No level hold transistors
- 3. K port high or low level hold transistors
  - · Level hold transistors used
  - No level hold transistors
- 4. M port high or low level hold transistors
  - · Level hold transistors used
  - No level hold transistors
- 5. P port high or low level hold transistors
  - · Level hold transistors used
  - No level hold transistors
- 6. A port high or low level hold transistors
  - · Level hold transistors used
  - No level hold transistors
- 7. SO port high or low level hold transistors
  - · Level hold transistors used
  - No level hold transistors
- 8. INT pin resistor selection and signal edge selection
  - Pull-up resistor (negative edge)
  - Pull-down resistor (positive edge)
  - Open (negative edge)
  - Open (positive edge)
- 9. INT pin level hold transistor selection
  - Low or high level hold transistors used
  - No low or high level hold transistors
- 10. RES pin
  - Pull-up resistor (low level reset)
  - Pull-down resistor (high level reset)
  - Open (low level reset)
  - Open (high level reset)
- 11. N1 pin
  - N-channel open drain type
  - · CMOS type
- 12. N2 pin
  - N-channel open drain type
  - CMOS type
- 13. N3 pin
  - N-channel open drain type
  - · CMOS type

#### 14. N4 pin

- N-channel open drain type
- CMOS type

## 15. N port initial level

- High level
- Low level

#### 16. OSC specifications

- CF only (ceramic filter)
- RC only (resistor and capacitor oscillator)
- Crystal only (32 to 65 kHz crystal oscillator)
- CF + crystal
- RC + crystal
- External + crystal

#### 17. CF/External

- 400 kHz or 800 kHz
- 1 MHz, 2 MHz or 4 MHz

#### 18. Crystal oscillator

- 32 kHz
- 65 kHz
- 38 kHz

#### 19. Fifteen-bit counter overflow

- Ø0/2048 or Ø/8192
- Ø0/4096 or Ø0/16384

## 20. Serial I/O internal clock period

- Cycle time  $\times 1 \times 2$
- Cycle time  $\times 2 \times 2$
- Cycle time  $\times 4 \times 2$

#### 21. LCD driver

- Static
- 1/2 bias 1/2 duty
- 1/2 bias 1/3 duty
- 1/2 bias 1/4 duty
- 1/3 bias 1/3 duty
- 1/3 bias 1/4 duty

## 22. LCD alternating frequency

- Slow
- Typical
- Fast

## 23. Internal reset circuit

- Selection
- Disabled

#### 24. Segment ports at reset

#### LCD drive pins

- All on
- · All off


## CMOS, p/n-channel type pins

• High level

## **Internal Register Functions**

Symbol	R/W					Func	tion									Initialization value at reset
		Program counter The PC is a 13-bit counter that ind Normally the PC is incremented or to 1FFF are reserved for testing ar by the execution of branch and sub below describes the data loaded for	every d canr proutin	instruenot be not be e instru	ction c used b uctions	ycle in y user	the ra	nge 00 ams.) H	OH to Howeve	1F7FH er, dat	l. (Add a valu	lresses es are	s in the loaded	range d into tl	1F80 he PC	
		PC	1	<u> </u>	1											
PC		Operation	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	
		Initializing reset	0	0	0	0	0	0	0	0	0	0	0	0	0	
		INT pin external interrupt	0	0	0	0	0	0	0	1	0	0	0	0	0	
	_	S/K pin external interrupt	0	0	0	0	0	0	0	1	0	1	0	0	0	
PC		Timer 1 or timer 2 internal interrupt	0	0	0	0	0	0	0	1	1	0	0	0	0	
		Serial counter internal interrupt or SO4 pin external interrupt	0	0	0	0	0	0	0	1	1	1	0	0	0	
		Unconditional jump (JMP)	Pa	ige	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0	
		Conditional jump (BAB0, BAB1, BAB2, BAB3, BAZ, BANZ, BCH, BCNH)	Pa	ige	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0	
		Call instruction (CALL)	Pa	age	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0	
		Return instruction (RTS, RTSR)	CALL	_ addre	ess + 1		•		•	•		•	•	•		
		Page: the ROM page flags, v	which t	ake 20	)48 loc	ations	as a s	ingle p	age							
		The page is specified P00 to P10: Bits in the instruction						struction	ons.							
ROM	R/O	O7FFH  07FFH  17FFH  1F7FH  1F7FH	est RO	VM (car			by use		grams)	<b>X</b>	w		_			
RAM	R/W	Data memory These microprocessors provide an on-chip RAM that consists of 512 × 4 bits (2 Kb). This RAM is accessed as two 256 × 4-bit pages. RAM addresses can be specified in four ways as listed below.  • Directly specified at 00H to FFH (immediate addressing)  • Indirect specification using the 8-bit data pointer.  • Indirect specification by the 4-bit RAM bank register multiplied by 10H plus immediate data in the range 0 to FH.  • Indirect specification by the 4-bit RAM bank register multiplied by 10H plus 8H plus immediate data in the range 0 to FH.  Writing to RAM is always performed through the accumulator.										Undefined				

Symbol	R/W	Function	Initialization value at reset
RAM	R/W	RAM address  A) P7 P6 P5 P4 P3 P2 P1 P0  B) DPI DPL Shamk register P3 P2 P1 P0  C) RAM bank register P3 P2 P1 P0  B) RAM bank register P3 P2 P1 P0  C) RAM bank register P3 P2 P1 P0  B) RAM bank register P3 P2 P1 P0  C) RAM bank register P3 P2 P	Undefined
AC	R/W	Accumulator  MSB  LSB  AC3 AC2 AC1 AC0	Undefined
В	R/W	B register  MSB  LSB  B3  B2  B1  B0  This register is used in combination with RAM as a pair for output to the LCD ports and for timer 2, serial counter and data pointer I/O.	Undefined
DP	R/W	Data pointer  MSB  DP7 DP6 DP5 DP4 DP3 DP2 DP1 DP0  DPL  The data pointer register functions as a data pointer when the data pointer flag (DPF) is set, allowing control of the onchip RAM.	Undefined



Symbol	R/W	Function	Initialization value at reset
SIO	R/W	Serial counter The serial counter is an 8-bit shift register.  Reading and writing the lower 4 bits of the serial counter is performed through a RAM location.  Reading and writing the upper 4 bits of the serial counter is performed using the B register.  B register  R A M A C  MSB Serial counter  Serial counter  A C R A M	Undefined
OPG	R/W	ROM page flags The ROM page flags consist of 2 bits that allow ROM to be expanded in 2048 16-bit pages to a total of 8063 16-bit locations. In the LC587004 the legal values are 0 and 1, in the LC587006 the legal values are 0 to 2 and in the LC587008 the legal values are 0 to 3. (The operation when an illegal value is used is undefined.)	00Н
STS1	R/O	Status register 1 (STS1) Status register 1 is a 4-bit register whose bits are used as shown below.  MSB  Carry flag (CF)  Data pointer flag (DPF)  ROM page flag  A C  R A M	00Н
STS2	R/W	Status register 2 (STS2) Status register 2 is a 4-bit register that is used for serial counter control and state confirmation.  RAM AC  MSB  Internal clock   Serial output   Serial mode flag (SIOF)   Counter start   ready flag (CSTF)    AC RAM  AC  RAM  AC  RAM  ICF: High when the internal clock is used OSELF: High when the SO2 pin is set to the high impedance state (Z). Low when SO2 is set to the CMOS or n-channel open drain state.  SIOF: High when used as serial I/O CSTF: High on serial counter start Low during serial counter operation	00Н

Symbol	R/W	Function	Initialization value at reset
STS3	R/O	Status register 3 (STS3) Status register 3 is a 4-bit register that is used to confirm the HALT and STOP clear conditions.  MSB  Status condition flags  flag 3   flag 2   flag 1   flag 0   (SCF3)   (SCF2)   (SCF1)   (SCF0)	00Н
		SCF0: Set to 1 if there was a signal change on the INT pin. SCF1: Set to 1 if there was a signal change on the K port. SCF2: Set to 1 if any of the flags in STS4 is set. SCF3: Set to 1 if there was a signal change on the S port. Note: SCF0 is used when enabled by an SF2-1 instruction. SCF1 and SCF3 are used when enabled by an SSW instruction.	
STS4	R/O	Status register 4 (STS4) Status register 4 is a 4-bit register that is used to confirm the HALT and STOP clear conditions.  MSB  Status condition flags  flag 7   flag 6   flag 5   flag 4   (SCF7)   (SCF6)   (SCF5)   (SCF4)  A C  R A M  SCF4: Divider overflow SCF5: Timer 1 underflow SCF6: Timer 2 underflow SCF7: Serial counter overflow or signal change on SO4	00Н
STS5	R/O	Status register 5 (STS5) Status register 5 is a 4-bit register whose bits are used as shown below.  MSB  Strobe flag  (STBF)  INT pin input data  (INTIN)  "O"  "O"  A C  R A M   Bits 0 and 1: These bits are always 0 and cannot be used.  INTIN: Reflects in the input data on the INT pin.  STBF: Strobe flag for the segment port  (Set to 1 for 00 to 0F and to 0 for 10 to 1E.)	00Н

## **Specifications**

The electrical characteristics specified here are provisional and subject to change.

## Absolute Maximum Ratings at $V_{SS}=0~V,\, Ta=25^{\circ}C$

Parameter	Symbol			Conditions	min	typ	max	Unit
	V <sub>DD</sub>				-0.3		+7.0	V
Maximum supply voltage	V <sub>DD</sub> 1				-0.3		$V_{DD}$	V
	V <sub>DD</sub> 2				-0.3		V <sub>DD</sub>	V
	V <sub>I</sub> (1)	Allowed in	the	specified circuit (Figure 1), XTIN, CFIN	Allowed up	to the genera	ated voltage	
Maximum input voltage	V <sub>I</sub> (2)			o K4, P1 to P4, SO1 to SO4, A1to A4,RES, h the K, P, M, SO and ports in input mode)	-0.3		V <sub>DD</sub> + 0.3	V
	V <sub>O</sub> (1)	Allowed in CFOUT	the	specified circuit (Figure 1), XTOUT,	Allowed up	to the genera	ated voltage	
Maximum output voltage	V <sub>O</sub> (2)	CUP1, CU	P2,	o P4, SO1 to SO4, A1 to A4, N1 to N4, Seg1 to Seg35, COM1 to COM4 , M, SO and A ports in output mode)	-0.3		V <sub>DD</sub> + 0.3	V
	V <sub>O</sub> (3)	Open draii	n sp	ecifications, N1 to N4 (N ch)	-0.3		+13	V
	I <sub>O</sub> (1)			1 to N4	0		+15	mA
	I <sub>O</sub> (2)	Dor nin	IN	1 to 114	-10		0	mA
Output nin ourrant	I <sub>O</sub> (3)	Per pin	K1	I to K4, P1 to P4, M1 to M4, SO1 to SO4,	0		5	mA
Output pin current	I <sub>O</sub> (4)		A1	I to A4	-5		0	mA
	Σ I <sub>O</sub> (1)	Total curre	ent	K1 to K4, P1 to P4, M1 to M4, SO1 to			70	mA
	Σ I <sub>O</sub> (2)	for all pins		SO4, A1 to A4, N1 to N4, Seg1 to Seg35	-70			mA
Allowable power dissipation	Pd max	QIP80 flat	pac	kage			500	mW
Operating temperature	Topg				-30		+70	°C
Storage temperature	Tstg				-55		+125	°C

## Allowable Operating Ranges at $V_{SS}$ = 0 V, Ta = $-30\ to\ +70^{\circ}C$

Parameter	Symbol	C	onditi	ons	min	typ	max	Unit
		LCD unused specificati	ions: \	$V_{DD}1 = V_{DD}2 = V_{DD}$	2.0		6.0	٧
		Static specifications: V <sub>I</sub>	<sub>DD</sub> 1 =	$V_{DD}2 = V_{DD}$	2.0		6.0	V
Supply voltage	$V_{DD}$	1/2 bias specifications:	V <sub>DD</sub> 1	= V <sub>DD</sub> 2 ≈ 2 × 1/2 V <sub>DD</sub>	2.8		6.0	V
		1/3 bias specifications: V <sub>DD</sub> 2 ≈ 1/3 V <sub>DD</sub>	V <sub>DD</sub> 1	$\approx 2 \times 1/3 \text{ V}_{DD}$ ,	2.8		6.0	V
Hold supply voltage	V <sub>HD</sub>	Voltage required to hole the registers*	d the	contents of RAM and	2.0		V <sub>DD</sub>	V
Input high level voltage	V <sub>IH</sub> 1	1 ' '		, M1 to M4, SO1 to SO4,	0.7 V <sub>DD</sub>		V <sub>DD</sub>	<b>V</b>
Input low level voltage	V <sub>IL</sub> 1	mode)	ie K, F	P, M, SO and ports in input	0		0.3 V <sub>DD</sub>	<b>V</b>
Input high level voltage	V <sub>IH</sub> 2	RES pin			0.75 V <sub>DD</sub>		$V_{DD}$	٧
Input low level voltage	V <sub>IL</sub> 2	KL3 piii			0		0.25 V <sub>DD</sub>	V
Input high level voltage	V <sub>IH</sub> 3	- CFIN pin			0.75 V <sub>DD</sub>		$V_{DD}$	V
Input low level voltage	V <sub>IL</sub> 3	Criiv piii			0		0.25 V <sub>DD</sub>	٧
Operating frequency 1	fopg1	V <sub>DD</sub> = 2.0 to 6.0 V, 32	kHz	VENOVEGUE	32		33	kHz
Operating frequency 2	fopg2	V <sub>DD</sub> = 2.2 to 6.0 V. 38	kHz	XTIN/XTOUT crystal oscillator	37		39	kHz
Operating frequency 3	fopg3	V <sub>DD</sub> = 2.2 to 6.0 V, 65	kHz	Coomator	60		70	kHz
Operating frequency 4	fopg4	V <sub>DD</sub> = 2.2 to 6.0 V			190		810	kHz
Operating frequency 5	fopg5	V <sub>DD</sub> = 2.5 to 6.0 V	CEINI	CFOUT CF specifications	190		1200	kHz
Operating frequency 6	fopg6	V <sub>DD</sub> = 2.5 to 6.0 V	CFIIV/	CFOOT OF Specifications	190		2300	kHz
Operating frequency 7	fopg7	V <sub>DD</sub> = 2.8 to 6.0 V			190		4200	kHz
Operating frequency 8	fopg8	V <sub>DD</sub> = 4.0 to 6.0 V, CF	IN/CF	OUT RC specifications	100		1500	kHz
Operating frequency 9	fopg9	V <sub>DD</sub> = 2.0 to 6.0 V, CF	IN/CF	OUT EXT specifications	190		800	kHz
Operating frequency 10	fopg10	Rising and falling edge	DD = 3.0 to 6.0 V, O1/SO3 pins (in serial mode), ising and falling edges on the input signals and ock waveform of the SO1/SO3 pins (in serial mode)				200	kHz

Note: In the state where the CF/RC oscillator and/or the crystal oscillator are completely stopped and the internal circuits are completely stopped.

## Electrical Characteristics at $V_{DD}$ = 2.5 to 3.2 V, $V_{SS}$ = 0 V, Ta = –30 to +70 $^{\circ}C$

Parameter	Symbol		Conditions		min	typ	max	Unit
	R <sub>IN</sub> 1 A	V <sub>IN</sub> = 0.2 V <sub>DD</sub> , I	ow level hold transistor* Fi	gure 2	60	300	1200	kΩ
	R <sub>IN</sub> 1 B		down resistor* Figure 2	<u> </u>	30	150	500	kΩ
	R <sub>IN</sub> 1 C		nigh level hold transistor* F	igure 2	60	300	1200	kΩ
	R <sub>IN</sub> 1 D		up resistor* Figure 2		30	150	500	kΩ
	R <sub>IN</sub> 2 A		he INT pin low level hold tr	60	300	1200	kΩ	
	R <sub>IN</sub> 2 B		INT pin pull-down resistor		300	1500	5000	kΩ
	R <sub>IN</sub> 2 C	$V_{IN} = 0.8 V_{DD}, t$	he INT pin high level hold t	ransistor	60	300	1200	kΩ
	R <sub>IN</sub> 2 D	V <sub>IN</sub> = V <sub>SS</sub> , the I	NT pin pull-up resistor	300	1500	5000	kΩ	
	R <sub>IN</sub> 3	$V_{IN} = V_{DD}$ , the F	RES pin pull-down resistor		10	30	50	kΩ
	R <sub>IN</sub> 4	$V_{IN} = V_{SS}$ , the F	RES pin pull-up resistor		10	30	50	kΩ
	R <sub>IN</sub> 5	$V_{IN} = V_{DD}$ , the $7$	ΓST pin pull-down resistor		60	250	1000	kΩ
	R <sub>IN</sub> 1 A	V <sub>IN</sub> = 0.2 V <sub>DD</sub> , I Figure 2	ow level hold transistor*		80	300	1200	kΩ
Input resistance	resistance $R_{IN}1 B V_{IN} = V_{DD}$ , pull-or				40	150	500	kΩ
			nigh level hold transistor*		80	300	1200	kΩ
	R <sub>IN</sub> 1 D	V <sub>IN</sub> = V <sub>SS</sub> , pull-	up resistor* Figure 2		40	150	500	kΩ
	R <sub>IN</sub> 2 A	$V_{IN} = 0.2 V_{DD}$ , t transistor	he INT pin low level hold	V <sub>DD</sub> = 2.5 V	80	300	1200	kΩ
	R <sub>IN</sub> 2 B	$V_{IN} = V_{DD}$ , the I	NT pin pull-down resistor		400	1500	5000	kΩ
	R <sub>IN</sub> 2 C	V <sub>IN</sub> = 0.8 V <sub>DD</sub> , t transistor	he INT pin high level hold		80	300	1200	kΩ
	R <sub>IN</sub> 2 D	V <sub>IN</sub> = V <sub>SS</sub> , the I	NT pin pull-up resistor		400	1500	5000	kΩ
	R <sub>IN</sub> 3	$V_{IN} = V_{DD}$ , the F	RES pin pull-down resistor		10	30	50	kΩ
	R <sub>IN</sub> 4	$V_{IN} = V_{SS}$ , the F	RES pin pull-up resistor		10	30	50	kΩ
	R <sub>IN</sub> 5	$V_{IN} = V_{DD}$ , the $T_{IN}$	TST pin pull-down resistor		80	250	1000	kΩ
Output high level voltage	V <sub>OH</sub> (1)	$I_{OH} = -500  \mu A$	N1 to N4		V <sub>DD</sub> – 0.5			V
Output low level voltage	V <sub>OL</sub> (1)	I <sub>OL</sub> = 1.0 mA	141.0141				0.5	V
Output high level voltage	V <sub>OH</sub> (2)	I <sub>OH</sub> = -400 μA	K1 to K4, P1 to P4, M1 to SO4, A1 to A4 (with the K		V <sub>DD</sub> – 0.5			V
Output low level voltage	V <sub>OL</sub> (2)	I <sub>OL</sub> = 400 μA	and A ports in output mod	de)			0.5	V
Output off leakage current	l I <sub>OFF</sub>	V <sub>OH</sub> = 10.5 V	N1 to 4 (open specification	ns), Figure 10			1.0	μA
Segment port output impedances [In CMOS output port mode]								
Output high level voltage	V <sub>OH</sub> (3)	I <sub>OH</sub> = -100 μA	0 44 0 05		V <sub>DD</sub> – 0.5			V
Output low level voltage	V <sub>OL</sub> (3)	I <sub>OL</sub> = 100 μA	Seg1 to Seg35				0.5	V
[In p-channel open-drain output po	rt mode (See	Figure 11.)]						
Output high level voltage	V <sub>OH</sub> (3)	$I_{OH} = -100 \mu A$	Seg1 to Seg35		V <sub>DD</sub> – 0.5			V
Output off leakage current	I <sub>OFF</sub>	V <sub>OL</sub> = V <sub>SS</sub>	Jeg i to Jegos				1.0	μΑ
[In n-channel open-drain output po	rt mode (See							
Output low level voltage	V <sub>OL</sub> (3)	I <sub>OL</sub> = 100 μA	Seg1 to Seg35				0.5	V
Output off leakage current	I <sub>OFF</sub>	$V_{OH} = V_{DD}$	9. 10 00900				1.0	μΑ
[Static drive]		Т					T	1
Output high level voltage	V <sub>OH</sub> (4)	$I_{OH} = -20 \mu\text{A, S}$	eg1 to Seg35		V <sub>DD</sub> – 0.2			V
Output low level voltage	V <sub>OL</sub> (4)	I <sub>OL</sub> = 20 μA					0.2	V
Output high level voltage	V <sub>OH</sub> (5)	$I_{OH} = -100  \mu A$	COM1		V <sub>DD</sub> – 0.2			V
Output low level voltage	V <sub>OL</sub> (5)	I <sub>OL</sub> = 100 μA					0.2	V

Note: For the 24 pins S1 to S4, K1 to K4, P1 to P4, M1 to M4, SO1 to SO4 and A1 to A4.

## Electrical Characteristics at $V_{DD}$ = 3.0 to 4.5 V, $V_{SS}$ = 0 V, Ta = –30 to +70 $^{\circ}C$

Parameter	Symbol	Conditions			min	typ	max	Unit
	R <sub>IN</sub> 1 A	V <sub>IN</sub> = 0.2 V <sub>DD</sub> , low level hold transistor* Figure 2			35	200	800	kΩ
	R <sub>IN</sub> 1 B	V <sub>IN</sub> = V <sub>DD</sub> , pull-down resistor* Figure 2			15	80	300	kΩ
	R <sub>IN</sub> 1 C	$V_{IN} = 0.8 V_{DD}, I$	nigh level hold transistor* F	igure 2	35	200	800	kΩ
	R <sub>IN</sub> 1 D	V <sub>IN</sub> = V <sub>SS</sub> , pull-up resistor* Figure 2			15	80	300	kΩ
	R <sub>IN</sub> 2 A	V <sub>IN</sub> = 0.2 V <sub>DD</sub> , the INT pin low level hold transistor			35	200	800	kΩ
	R <sub>IN</sub> 2 B	V <sub>IN</sub> = V <sub>DD</sub> , The INT pin pull-down resistor			150	800	3000	kΩ
	R <sub>IN</sub> 2 C	$V_{IN} = 0.8 V_{DD}, t$	he INT pin high level hold t	ransistor	35	200	800	kΩ
	R <sub>IN</sub> 2 D	V <sub>IN</sub> = V <sub>SS</sub> , the INT pin pull-up resistor			150	800	3000	kΩ
	R <sub>IN</sub> 3	V <sub>IN</sub> = V <sub>DD</sub> , the RES pin pull-down resistor			10	30	50	kΩ
	R <sub>IN</sub> 4	V <sub>IN</sub> = V <sub>SS</sub> , the RES pin pull-up resistor			10	30	50	kΩ
	R <sub>IN</sub> 5	$V_{IN} = V_{DD}$ , the	TST pin pull-down resistor		25	130	500	kΩ
	R <sub>IN</sub> 1 A	V <sub>IN</sub> = 0.2 V <sub>DD</sub> , low level hold transistor* Figure 2		40	200	800	kΩ	
Input resistance	R <sub>IN</sub> 1 B	V <sub>IN</sub> = V <sub>DD</sub> , pull-	down resistor* Figure 2		20	80	300	kΩ
	R <sub>IN</sub> 1 C		nigh level hold transistor*		40	200	800	kΩ
	R <sub>IN</sub> 1 D	$V_{IN} = V_{SS}$ , pull-	up resistor* Figure 2		20	80	300	kΩ
			he INT pin low level hold	,,				1.0
	R <sub>IN</sub> 2 A	transistor		V <sub>DD</sub> = 3.0 to 4.0 V	40	300	800	kΩ
	R <sub>IN</sub> 2 B	$V_{IN} = V_{DD}$ , the I	NT pin pull-down resistor	0.0 10 1.0 1	200	800	3000	kΩ
	R <sub>IN</sub> 2 C	$V_{IN} = 0.8 V_{DD}$ , t transistor	he INT pin high level hold		40	200	1200	kΩ
	R <sub>IN</sub> 2 D	V <sub>IN</sub> = V <sub>SS</sub> , the I	NT pin pull-up resistor		200	800	3000	kΩ
	R <sub>IN</sub> 3	V <sub>IN</sub> = V <sub>DD</sub> , the RES pin pull-down resistor		10	30	50	kΩ	
	R <sub>IN</sub> 4	$V_{IN} = V_{SS}$ , the RES pin pull-up resistor		10	30	50	kΩ	
	R <sub>IN</sub> 5	$V_{IN} = V_{DD}$ , the	he TST pin pull-down resistor		30	130	500	kΩ
Output high level voltage	V <sub>OH</sub> (1)	I <sub>OH</sub> = -500 μA	N1 to N1		V <sub>DD</sub> – 0.5			V
Output low level voltage	V <sub>OL</sub> (1)	I <sub>OL</sub> = 1.0 mA	N1 to N4				0.5	V
Output high level voltage	V <sub>OH</sub> (2)	I <sub>OH</sub> = -400 μA	K1 to K4, P1 to P4, M1 to M4, SO1 to SO4, A1 to A4 (with the K, P, M, SO and A ports in output mode)		V <sub>DD</sub> – 0.5			V
Output low level voltage	V <sub>OL</sub> (2)	I <sub>OL</sub> = 400 μA					0.5	V
Output off leakage current	I <sub>OFF</sub>	V <sub>OH</sub> = 10.5 V	N1 to 4 (open specification	ns), Figure 10			1.0	μΑ
Segment port output impedances								
[In CMOS output port mode]								
Output high level voltage	V <sub>OH</sub> (3)	$I_{OH} = -100 \mu A$	Seg1 to Seg35		V <sub>DD</sub> – 0.5			V
Output low level voltage	V <sub>OL</sub> (3)	I <sub>OL</sub> = 100 μA	Geg 1 to Geg 33				0.5	V
[In p-channel open-drain output po	rt mode (See							
Output high level voltage	V <sub>OH</sub> (3)	$I_{OH} = -100 \mu A$	Seg1 to Seg35		V <sub>DD</sub> – 0.5			V
Output off leakage current	I <sub>OFF</sub>	$V_{OL} = V_{SS}$	- 55g . 10 50g00				1.0	μΑ
[In n-channel open-drain output po	rt mode (See	Figure 11.)]					,	
Output low level voltage	V <sub>OL</sub> (3)	I <sub>OL</sub> = 100 μA	Seg1 to Seg35				0.5	V
Output off leakage current	I <sub>OFF</sub>	$V_{OH} = V_{DD}$	2391 10 20900				1.0	μΑ
[Static drive]								
Output high level voltage	V <sub>OH</sub> (4)	$I_{OH} = -20  \mu A,  S$	μA, Seg1 to Seg35		V <sub>DD</sub> – 0.2			V
Output low level voltage	V <sub>OL</sub> (4)	I <sub>OL</sub> = 20 μA					0.2	V
Output high level voltage	V <sub>OH</sub> (5)	$I_{OH} = -100 \mu A$ ,	COM1	V <sub>DD</sub> – 0.2			V	
Output low level voltage	V <sub>OL</sub> (5)	I <sub>OL</sub> = 100 μA					0.2	V
[1/2 bias drive]		1	ı					
Output high level voltage	V <sub>OH</sub> (4)	$I_{OH} = -20  \mu A$	Seg1 to Seg35		V <sub>DD</sub> – 0.2		0.2	V
Output low level voltage	V <sub>OL</sub> (4)	I <sub>OL</sub> = 20 μA					J	•
Output high level voltage	V <sub>OH</sub> (5)	I <sub>OH</sub> = -100 μA			V <sub>DD</sub> – 0.2			V
Output middle level voltage	$V_{OM}$	$I_{OH} = -100 \mu\text{A}$ $I_{OL} = 100 \mu\text{A}$	COM1 to COM4	V <sub>DD</sub> /2 – 0.2		V <sub>DD</sub> /2 + 0.2	V	
Output low level voltage	V <sub>OL</sub> (5)	I <sub>OL</sub> = 100 μA					0.2	V
Note: For the 24 pins S1 to S4, K1	_		1 to SO4 and A1 to A4					

Note: For the 24 pins S1 to S4, K1 to K4, P1 to P4, M1 to M4, SO1 to SO4 and A1 to A4.

## Continued from preceding page.

Parameter	Symbol		min	typ	max	Unit	
[1/3 bias drive: About 1/10 of the ra	ating for V <sub>DD</sub> :	= 4.5 to 6.0 V]					•
Supply leakage current	I <sub>LEK</sub> (1)	V <sub>DD</sub> = 3.0 V, Ta		0.2	1.0	μΑ	
Supply leakage current	I <sub>LEK</sub> (2)	V <sub>DD</sub> = 3.0 V, Ta		1.0	5.0	μΑ	
Input leakage current		V <sub>DD</sub> = 3.0 V	S1 to S4, K1 to K4, P1 to P4, M1 to M4, SO1 to SO4, A1 to A4, INT, RES (with				
	I <sub>OFF</sub>	$V_{IN} = V_{DD}$	the K, P, M, SO and A ports in input mode, and with open specifications for			1.0	μA
		V <sub>IN</sub> = V <sub>SS</sub>	the INT and RES pins)	-1.0			μA
Output voltage 1	V <sub>DD</sub> 1-(1)		1 = C2 = 0.1 μF, V <sub>DD</sub> 1 = V <sub>O</sub> , = 32.768 kHz, Figure 4	1.3	1.5	1.7	V
Supply suggest 1	I <sub>DD</sub>   1-1	V <sub>DD</sub> = 3.0 V, Ta = 25°C	Crystal oscillator specifications, crystal:		4.0	8.0	μA
Supply current 1	I <sub>DD</sub>   1-2	V <sub>DD</sub> = 3.0 V, Ta = 50°C	32 kHz, Cg = 20 pF, Cl = 25 kΩ, HALT mode, Figure 6, LCD = 1/3 bias			20	μA
O	$I_{DD}$ 2-1 $V_{DD}$ = 3.0 V, $I_{DD}$ Ta = 25°C Crystal oscillator specifications, crystal:	Crystal oscillator specifications, crystal:		6.0	10	٧	
Supply current 2	I <sub>DD</sub>   2-2	V <sub>DD</sub> = 3.0 V, Ta = 50°C	38 or 65 kHz, Cg = 10 pF, Cl = 25 kΩ, HALT mode, Figure 6, LCD = 1/3 bias			30	μA
Supply current 3	I <sub>DD</sub>   3-1	V <sub>DD</sub> = 3.0 V, Ta = 25°C	CF oscillator specifications,		150	300	μA
	I <sub>DD</sub>   3-2	V <sub>DD</sub> = 3.0 V, Ta = 50°C	CF: 400 kHz, Ccg = Ccd = 330 pF, HALT mode, Figure 7			500	μA
Oscillator start voltage	V <sub>STT</sub>	T <sub>STT</sub> ≤ 5 s				2.2	V
Oscillator hold voltage	V <sub>HOLD</sub>		Crystal oscillator specifications,	2.0		6.0	V
Oscillator start time	T <sub>STT</sub>	V <sub>DD</sub> = 2.2 V	using a 32 kHz crystal,			5	S
Oscillator stability	Δf	V <sub>DD</sub> = 2.95 to 3.05 V	Cg = 20 pF, Cl ≤ 25 kΩ, Figure 6			3	ppm
Oscillator start voltage	V <sub>STT</sub>	T <sub>STT</sub> ≤ 5 s	Crystal oscillator specifications,			2.4	V
Oscillator hold voltage	V <sub>HOLD</sub>		using a 38 or 65 kHz crystal,	2.2		6.0	V
Oscillator start time	T <sub>STT</sub>	V <sub>DD</sub> = 2.4 V	XCg = 10 pF, Cl ≤ 25 kΩ, Figure 6			5	S
Oscillator start voltage	V <sub>STT</sub>	T <sub>STT</sub> ≤ 30 ms	CF oscillator specifications,			2.4	V
Oscillator hold voltage	V <sub>HOLD</sub>		using a 400 kHz ceramic filter,	2.2		6.0	V
Oscillator start time	T <sub>STT</sub>	V <sub>DD</sub> = 2.4 V	Ccg = Ccd = 330 pF, Figure 7			30	ms
Oscillator start voltage	V <sub>STT</sub>	T <sub>STT</sub> ≤ 30 ms	CF oscillator specifications,			2.4	V
Oscillator hold voltage	V <sub>HOLD</sub>		using an 800 kHz ceramic filter,	2.2		6.0	V
Oscillator start time	T <sub>STT</sub>	V <sub>DD</sub> = 2.4 V	Ccg = Ccd = 220 pF or 100 pF, Figure 7			30	ms
Oscillator correction capacitance	Cd	V <sub>DD</sub> = 3.0 V, X	TOUT pin (built-in)	16	20	24	pF


## Electrical Characteristics at $V_{DD}$ = 4.5 to 6.0 V, $V_{SS}$ = 0 V, Ta = –30 to +70 $^{\circ}C$

Parameter	Symbol		Conditions	min	tvn	max	Unit
raiailletei	-	V 02V I	30	typ	500	kΩ	
	R <sub>IN</sub> 1 A	$V_{IN} = 0.2 V_{DD}, I$		120			
	R <sub>IN</sub> 1 B	$V_{IN} = V_{DD}$ , pull-	10	50	200	kΩ	
	R <sub>IN</sub> 1 C	$V_{IN} = 0.8 V_{DD}, h$	30	120	500	kΩ	
	R <sub>IN</sub> 1 D		up resistor* Figure 2	10	50	200	kΩ
	R <sub>IN</sub> 2 A	$V_{IN} = 0.2 V_{DD}, t$	30	120	500	kΩ	
Input resistance	R <sub>IN</sub> 2 B	$V_{IN} = V_{DD}$ , The	INT pin pull-down resistor	100	500	2000	kΩ
	R <sub>IN</sub> 2 C	$V_{IN} = 0.8 V_{DD}$ , t	the INT pin high level hold transistor	30	120	500	kΩ
	R <sub>IN</sub> 2 D	$V_{IN} = V_{SS}$ , the I	100	500	2000	kΩ	
	R <sub>IN</sub> 3	V <sub>IN</sub> = V <sub>DD</sub> , the RES pin pull-down resistor		10	30	50	kΩ
	R <sub>IN</sub> 4	V <sub>IN</sub> = V <sub>SS</sub> , the RES pin pull-up resistor		10	30	50	$k\Omega$
	R <sub>IN</sub> 5	$V_{IN} = V_{DD}$ , the	TST pin pull-down resistor	20	70	300	kΩ
Output high level voltage	V <sub>OH</sub> (1)	$I_{OH} = -5.0 \text{ mA}$	N/A N/A	V <sub>DD</sub> - 0.5			V
Output low level voltage	V <sub>OL</sub> (1)	I <sub>OL</sub> = 10.0 mA	N1 to N4			0.5	V
Output high level voltage	V <sub>OH</sub> (2)	I <sub>OH</sub> = -1.0 mA	K1 to K4, P1 to P4, M1 to M4, SO1 to	V <sub>DD</sub> – 0.5	V <sub>DD</sub> – 0.2		V
Output low level voltage	V <sub>OL</sub> (2)	I <sub>OL</sub> = 2.0 mA	SO4, A1 to A4 (with the K, P, M, SO and A ports in output mode),		0.2	0.5	V
Output off leakage current	I <sub>OFF</sub>	V <sub>OH</sub> = 10.5 V	N1 to N4 (open specifications) Figure 10			1.0	μΑ
Segment port output impedances	I	1	1	I	I	1	
[In CMOS output port mode]							
Output high level voltage	V <sub>OH</sub> (3)	I <sub>OH</sub> = -500 μA		V <sub>DD</sub> - 0.5	V <sub>DD</sub> - 0.2		V
Output low level voltage	V <sub>OI</sub> (3)	I <sub>OL</sub> = 500 μA	Seg1 to Seg35	100 0.0	100 012	0.5	V
[In p-channel open-drain output po	02					0.0	•
Output high level voltage	V <sub>OH</sub> (4)	I <sub>OH</sub> = -500 μA		V <sub>DD</sub> - 0.5	V <sub>DD</sub> – 0.2		V
Output off leakage current	I I <sub>OFF</sub>		Seg1 to Seg35	VDD - 0.3	VDD - 0.2	1.0	ν μΑ
		V <sub>OL</sub> = V <sub>SS</sub>				1.0	μΑ
[In N-channel open-drain output po					0.2	0.5	V
Output low level voltage	V <sub>OL</sub> (4)	I <sub>OL</sub> = 500 μA	Seg1 to Seg35		0.2		
Output off leakage current	I <sub>OFF</sub>	$V_{OH} = V_{DD}$				1.0	μA
[Static drive]			I				
Output high level voltage	V <sub>OH</sub> (4)	I <sub>OH</sub> = -40 μA	Seg1 to Seg35	V <sub>DD</sub> – 0.2			V
Output low level voltage	V <sub>OL</sub> (4)	I <sub>OL</sub> = 40 μA				0.2	V
Output high level voltage	V <sub>OH</sub> (6)	$I_{OH} = -400  \mu A$	COM1	V <sub>DD</sub> – 0.2			V
Output low level voltage	V <sub>OL</sub> (6)	I <sub>OL</sub> = 400 μA				0.2	V
[1/2 bias drive]							
Output high level voltage	V <sub>OH</sub> (4)	$I_{OH} = -40  \mu A$	Seg1 to Seg35	V <sub>DD</sub> – 0.2			V
Output low level voltage	V <sub>OL</sub> (4)	I <sub>OL</sub> = 40 μA	Cog i to cogod			0.2	V
Output high level voltage	V <sub>OH</sub> (6)	$I_{OH} = -400 \mu A$		V <sub>DD</sub> – 0.2			V
Output middle level voltage	V <sub>OM</sub> 2-1	$I_{OH} = -400 \mu A$ $I_{OL} = 400 \mu A$	COM1 to COM4	V <sub>DD</sub> /2 – 0.2		V <sub>DD</sub> /2 + 0.2	V
Output low level voltage	V <sub>OL</sub> (6)	I <sub>OL</sub> = 400 μA	1			0.2	V
[1/3 bias drive]	JE ( )	, , ,	ı	1			
Output high level voltage	V <sub>OH</sub> (4)	I <sub>OH</sub> = -40 μA		V <sub>DD</sub> - 0.2			V
	V <sub>OM</sub> 1-1	I <sub>OH</sub> = -40 μA	1	2 V <sub>DD</sub> /3 - 0.2		2 V <sub>DD</sub> /3 + 0.2	V
Output middle level voltage	V <sub>OM</sub> 1-2	I <sub>OL</sub> = 40 μA	Seg1 to Seg35	$V_{DD}/3 - 0.2$		V <sub>DD</sub> /3 + 0.2	V
Output low level voltage	V <sub>OL</sub> (4)	I <sub>OL</sub> = 40 μA				0.2	V
Output high level voltage	V <sub>OH</sub> (6)	I <sub>OH</sub> = -400 μA		V <sub>DD</sub> - 0.2			V
Output middle level voltage	V <sub>OM</sub> 2-1	I <sub>OH</sub> = -400 μA	COM1 to COM4	2 V <sub>DD</sub> /3 - 0.2		2 V <sub>DD</sub> /3 + 0.2	V
	V <sub>OM</sub> 2-2	I <sub>OL</sub> = 400 μA	1	V <sub>DD</sub> /3 – 0.2		V <sub>DD</sub> /3 + 0.2	V
Output low level voltage	V <sub>OL</sub> (6)	I <sub>OL</sub> = 400 μA				0.2	V
· · · · · · · · · · · · · · · · · · ·			1 to SO4 and A1 to A4				

Note: For the 24 pins S1 to S4, K1 to K4, P1 to P4, M1 to M4, SO1 to SO4 and A1 to A4.

## Continued from preceding page.

Parameter	Symbol	Conditions			min	typ	max	Unit
	I <sub>OP</sub> -1	V <sub>DD</sub> = 3 V, Ta = 25°C, 32 kHz crystal oscillator, LCD = 1/3 bias, Figure 6				20	30	μA
	I <sub>OP</sub> -2	V <sub>DD</sub> = 5 V, Ta = 25°C, 32 kHz crystal oscillator, LCD = 1/3 bias, Figure 6				40	60	μA
Operating current	I <sub>OP</sub> -3	V <sub>DD</sub> = 3 V, Ta =	= 25°C, 400 kHz, CF oscilla	tor, Figure 6		240	300	μA
3	I <sub>OP</sub> -4	V <sub>DD</sub> = 5 V, Ta = 25°C, 400 kHz, CF oscillator, Figure 6				620	780	μΑ
	I <sub>OP</sub> -5	V <sub>DD</sub> = 3 V, Ta = 25°C, 1 MHz, CF oscillator, Figure 6				350	480	μΑ
	I <sub>OP</sub> -6	V <sub>DD</sub> = 5 V, Ta = 25°C, 1 MHz, CF oscillator, Figure 6				850	1200	μA
	I <sub>OP</sub> -7	V <sub>DD</sub> = 5 V, Ta = 25°C, 4 MHz, CF oscillator, Figure 6				1700	2500	μA
Supply leakage current	I <sub>LEK</sub> (1)	V <sub>DD</sub> = 6.0 V, Ta	a = 25°C, Figure 3			0.2	1.0	μA
Supply leakage current	I <sub>LEK</sub> (2)	V <sub>DD</sub> = 6.0 V, Ta	a = 50°C, Figure 3			1.0	5.0	μA
		V <sub>DD</sub> = 6.0 V	S1 to S4, K1 to K4, M1 to					μA
Input leakage current	I <sub>OFF</sub>	$V_{IN} = V_{DD}$	SO4, A1 to A4, INT, RES ( M, SO and A ports in input with open specifications fo	mode and			1.0	μA
		$V_{IN} = V_{SS}$	RES pins)		-1.0			μA
Output voltage 2	V <sub>DD</sub> 1-(2)		$V_{DD} = 5.0 \text{ V}, C1 = C2 = 0.1 \mu\text{F}, \text{ Figure 4}, \\ 1/2 \text{ bias, fopg} = 32.768 \text{ kHz}$ $V_{DD}1 = V_{O}$		2.4	2.5	2.6	V
Output voltage 3	V <sub>DD</sub> 1-(3)	V <sub>DD</sub> = 5.0 V, C	C1 = C2 = 0.1 $\mu$ F, Figure 4, $V_{DD}1 = V_{O}$ ,		1.4	1.67	1.8	V
	V <sub>DD</sub> 2-(3)	1/3 bias, fopg =	: 32.768 kHz	$V_{DD}2 = V_{O}$	3.1	3.33	3.5	V
Supply current 1	I <sub>DD</sub>   1-1	V <sub>DD</sub> = 5.0 V, Ta = 25°C	Crystal oscillator specifications, crystal: 32 kHz Cg = 20 pF, C1 = 25 k $\Omega$ , HALT mode, Figure 6, LCD = 1/3 bias			15	30	μA
	I <sub>DD</sub>   1-2	V <sub>DD</sub> = 5.0 V, Ta = 50°C					50	μA
	I <sub>DD</sub>   2-1	V <sub>DD</sub> = 5.0 V, Ta = 25°C	Crystal oscillator specifications, crystal: 38 or 65 kHz, Cg = 10 pF, C1 = 25 k $\Omega$ , HALT mode, Figure 6, LCD = 1/3 bias			15	30	μA
Supply current 2	I <sub>DD</sub>   2-2	V <sub>DD</sub> = 5.0 V, Ta = 50°C					50	μA
Supply suggest 2	I <sub>DD</sub>   3-1	V <sub>DD</sub> = 5.0 V, Ta = 25°C	CF oscillator specifications, CF: 400 kHz, Ccg = Ccd = 330 pF, HALT mode, Figure 7			400	600	μA
Supply current 3	I <sub>DD</sub>   3-2	V <sub>DD</sub> = 5.0 V, Ta = 50°C					600	μA
Supply current 4	I <sub>DD</sub>   4-1	V <sub>DD</sub> = 5.0 V, Ta = 25°C	CF oscillator specifications, CF: 1000 kHz, Ccg = Ccd = 100 pF, HALT mode, Figure 8 or 220 pF			450	650	μA
	I <sub>DD</sub>   4-2	V <sub>DD</sub> = 5.0 V, Ta = 50°C					700	μA
Supply current 5	I <sub>DD</sub>   5-1	V <sub>DD</sub> = 5.0 V, Ta = 25°C	CF oscillator specifications, CF: 2000 kHz, Ccg = Ccd = 33 pF, HALT mode, Figure 8			500	700	μA
	I <sub>DD</sub>   5-2	V <sub>DD</sub> = 5.0 V, Ta = 50°C					750	μA
	I <sub>DD</sub>   6-1	V <sub>DD</sub> = 5.0 V, Ta = 25°C	CF oscillator specifications, CF: 4000 kHz, Ccg = Ccd = 33 pF, HALT mode, Figure 8			700	900	μA
Supply current 6	I <sub>DD</sub>   6-2	V <sub>DD</sub> = 5.0 V, Ta = 50°C					1000	μA
Oscillator correction capacitance	Cd	$V_{DD} = 5.0 \text{ V, X}$	V <sub>DD</sub> = 5.0 V, XTOUT pin (built-in)				24	pF






Figure 1-1 Oscillator Circuit (XT pins)

Figure 1-2 Oscillator Circuit (CF pins)




Figure 2 S, K, P, M, SO and A Port Input Circuit Configuration

## **Recommended Ceramic Filters**

Manufacturer	Murata Mfg. Co	., Ltd.		Kyocera Corporation			
Item	Catalog No.	Ccg (pF)	Ccd (pF)	Catalog No.	Ccg (pF)	Ccd (pF)	
400 kHz	CSB400P	330	330	KBR-400B	330	330	
800 kHz	CSB800J	220	220	KBR-800H	100	100	
1 MHz	CSB1000J	220	220	KBR-1000H/Y	100	100	
2 MHz	CSA2.00MG, CST2.00MG	33 (built-in)	33 (built-in)	KBR-2.0MS	33	33	
4 MHz	CSA4.00MG, CSA4.00MGW	33 (built-in)	33 (built-in)	KBR-4.0MSA/MCA, KBR-4.0MKS/MWS	33 (built-in)	33 (built-in)	




Figure 3 Supply Leakage Test Circuit




Figure 4 Output Voltage Test Circuit

- Stopped state
- S-port input resistors: on state
- I/O ports: output mode, all data values high
- RES and INT pins: built-in resistor specifications, open state
- Currents due to external components connected to the LCD ports are not included.
- Crystal frequency: between 32 and 65 kHz
- CF frequency: 200 kHz to 4 MHz
- Crystal frequency: 32 kHz
- C1, C2 and C3: 0.1 μF

• LCD ports: open

• CF frequency: 200 kHz to 4 MHz

Figures 4 and 5




Figure 5 Output Voltage Test Circuit




Figure 7 Supply Current Test Circuit




Figure 9 Supply Current Test Circuit





Figure 11 Segment Pin Open Drain Circuit Configurations



Note: With the CF oscillator in the stopped state, with a 32, 38 or 65 kHz crystal. C1, C2 and C3 are 0.1  $\mu$ F.

Figure 6 Supply Current Test Circuit




Figure 8 Supply Current Test Circuit





Figure 10 Supply Current Test Circuit








Figure 12 Sample RC Oscillator Frequency Characteristics







 $t_{CKCY} \cdot \cdot \cdot \cdot \cdot \cdot \cdot 5 \,\mu s$  MIN  $t_{CKL} = t_{CKH} \cdot \cdot \cdot \cdot \cdot \cdot 2.4 \,\mu s$  MIN  $t_{1CK} \cdot \cdot \cdot \cdot \cdot \cdot \cdot 1 \,\mu s$  MIN  $t_{CKI} \cdot \cdot \cdot \cdot \cdot \cdot \cdot 1 \,\mu s$  MIN  $t_{CKO} \cdot \cdot \cdot \cdot \cdot \cdot 1 \,\mu s$  MAX  $v_{DD} = 3.0 \, to \, 6.0 \, V$ 

Figure 14 Timer 1 and Timer 2
External Clock Input Timing
(external clock mode, pins M3 and M4)

IDD-VDD





Supply voltage, V<sub>DD</sub> - V




Figure Initial Reset Timing

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1995. Specifications and information herein are subject to change without notice.